


Lab3 Intro Implement and Verify the Design in Hardware

Introduction

This lab continues with the previous lab. You will perform static timing analysis. Then you will open a hardware session and program the FPGA.



The Design





Procedure

- Open the project you created in previous lab
- Set the synthesis to its default values
- Implement the design
- Perform the static timing analysis
- Generate the bitstream
- Configure the board and verify the functionality



Summary

In this lab, you learned about many of the reports available to designers in the Vivado IDE. You also had the opportunity to learn basic design analysis using tools that are connected to the display of timing-critical paths, including the Schematic viewer, delay path properties and reports, Device view, and selecting primitive parents. You also learned about the basic timing report options that are at your disposal. You verified the functionality in hardware by typing characters on the host machine and seeing the LED pattern changes.



AMDA XILINX

Thank You

Disclaimer and Attribution

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

© Copyright 2022 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

