

# دانشگاه اصفهان University of Isfahan

پروژهی درس معماری کامپیوتر استاد زهره بیکی — بهار ۱۴۰۰

پریسا شهابینژاد — ۹۸۳۶۱۳۰۳۲ نگار نادیان — ۹۸۳۶۱۳۰۵۵ ISA:

R-type:	opcode	rs	rt	rd	
	4bit	4bit	4bit	4bit	

I-type: opcode rs rt imm
4bit 4bit 4bit 4bit

J-type: opcode imm
4bit 12bit

## Registers:

Reg num	name	usage	Value assigned(4bit)	
0	\$zero	always zero	0000	
1	\$t0	temporary	0001	
2	\$t1	temporary	0010	
3	\$t2	temporary	0011	
4	\$t3	temporary	0100	
5	\$s0	save	0101	
6	\$s1	save	0110	
7	\$s2	save	0111	
8	\$s3	save	1000	
9	\$s4	save	1001	
10	\$s5	save	1010	
11	\$sp	stack pointer	1011	
12	\$v0	return funct value	1100	
13	\$ra	return address	1101	
14	\$a0	arg to funct	1110	
15	\$a1	arg to funct	1111	

#### Instructions:

Instruct	Instruction type		opcode		
	arithmetic	Add	0000		
	arithmetic	sub	0001		
Dhina	logical	and	0010		
R-type	logical	or	0011		
	logical	nor	0100		
	logical	xor	1110		
	data transfer	lw	0101		
	data transfer	sw	0110		
	conditional branch	beq	0111		
Lhung	arithmetic	addi	1001		
I-type	logical	andi	1010		
	logical	ori	1011		
	logical	sll	1100		
	logical	srl	1101		
J-type jump		j	1111		

### Syntax:

add: addi \$s0,\$s1,\$st0 addi: addi \$s0,\$s1,\$st0

sub: sub \$s0,\$s1,\$st0 j: j,L

sll: sll \$s0,\$t0,imm

and: and \$s0,\$s1,\$st0

beq: beq \$s0,\$t0,L

lw: lw \$s0,offset(\$s1)

# Control signals:

oper ation	opco de	REG write	REG dst	ALU src	Mem read	ALU op	Bran ch	jump	load	store	В'	Carry in	L/R	Shift
add	0000	1	0	0	0	100	0	0	0	0	1	0	0	0
sub	0001	1	0	0	0	100	0	0	0	0	0	1	0	0
and	0010	1	0	0	0	000	0	0	0	0	0	0	0	0
or	0011	1	0	0	0	001	0	0	0	0	0	0	0	0
nor	0100	1	0	0	0	010	0	0	0	0	0	0	0	0
lw	0101	1	1	1	1	000	0	0	1	0	0	0	0	0
sw	0110	0	1	1	1	000	0	0	0	1	0	0	0	0
beq	0111	0	0	0	0	000	1	0	0	0	0	1	0	0
addi	1001	1	1	1	0	100	0	0	0	0	0	0	0	0
andi	1010	1	1	1	0	000	0	0	0	0	0	0	0	0
ori	1011	1	1	1	0	001	0	0	0	0	0	0	0	0
sll	1100	1	1	0	0	000	0	0	0	0	0	0	0	1
srl	1101	1	1	0	0	000	0	0	0	0	0	0	1	1
xor	1110	1	0	0	0	011	0	0	0	0	0	0	0	0
jump	1111	0	0	0	0	000	0	1	0	0	0	0	0	0