

### **CONTENTS**


### Diagrams of:

- 1.system design
- 2..8284
- 3.8086
- 4. Address bus
- 5. Data bus
- 6. Control bus
- 7. Memory map
- 8. Memory decoding
- 9. Memory interfacing
- 10. One hour clock
- 11. I/0 decoding
- 12.8255A
- 13. Sensors
- 14. Relay
- 15. Display
- 16.8259


# **SYSTEM DESIGN**









# **ADDRESS BUS OF 8086**




## DATA BUS OF 8086



## **CONTROL BUS OF 8086**





### Memory Map

ROM1 - E : 00000 - 00FFE ROM1 - 0 : 00001 - 00FFF RAM1 - E : 01000 - 01FFE RAM1 - 0 : 01001 - 01FFF ROM2 - E : FF000 - FFFFE ROM2 - 0 : FF001-FFFFF

#### ROM1

A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1


#### RAM1

A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1


#### ROM2

Α	15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1
	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
,	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


# **Memory Decoding Circuit**




## **Memory Interfacing Circuit**




# **ONE-HOUR CLOCK**




### I/O DEVICES DECODING CIRCUIT






## XKC Y25 T12V WATER LEVEL SENSORS



### **8255A Relay**



## 8255A Display

