

COMPUTER ORGANIZATION AND DESIGN





Short Pause...

Homework / Quiz Questions

Sources of Cache Misses

- Compulsory misses (aka cold start misses)
 - First access to a block
- Capacity misses
 - Due to finite cache size
 - A replaced block is later accessed again
- Conflict misses (aka collision misses)
 - In a non-fully associative cache
 - Due to competition for entries in a set
 - Would not occur in a fully associative cache of the same total size



Cache Design Trade-offs

| Design change | Effect on miss rate | Negative performance effect |
|------------------------|----------------------------|---|
| Increase cache size | Decrease capacity misses | May increase access time |
| Increase associativity | Decrease conflict misses | May increase access time |
| Increase block size | Decrease compulsory misses | Increases miss penalty. For very large block size, may increase miss rate due to pollution. |

Pirect

N = 2

index V tay Pata

Dock

Block

| index | V | /tag | Data | 1 | 11 | tag | Data 2 |
|-------|---|------|-------|---|----|-----|--------|
| 70 | | | Block | 1 | | J | Block |
| 1 | | | | | | | |
| 2 | | | | | | | |
| 3 | | | | | | | |
| : | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | |) | |



COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



Chapter 4

The Processor


Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine the MIPS implementation
- Simple subset, shows most aspects
 - Memory reference: 1w, sw
 - Arithmetic/logical: add, sub, and, or, slt
 - Control transfer: beq, j


Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address
 - Access data memory for load/store
 - PC ← target address or PC + 4


CPU Overview



Multiplexers



Control




Logic Design Basics

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information

Combinational Elements


- AND-gate
 - Y = A & B

- Multiplexer
 - Y = S ? I1 : I0




Adder

$$Y = A + E$$




Arithmetic/Logic Unit


•
$$Y = F(A, B)$$



Sequential Elements


- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1






Sequential Elements


- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later



Clocking Methodology

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period






Building a Datapath


- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a MIPS datapath incrementally
 - Refining the overview design

Instruction Fetch



R-Format Instructions


- Read two register operands
- Perform arithmetic/logical operation
- Write register result





Load/Store Instructions

- Read register operands
- Calculate address using 16-bit offset
 - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory



a. Data memory unit

b. Sign extension unit

Branch Instructions

- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - Add to PC + 4
 - Already calculated by instruction fetch

Instruction Memory **Branch Instructions** PC+4 from instruction datapath Just **Branch** Add Sum re-routes target wires Shift left 2 4 \ ALU operation Read register 1 Instruction Read data 1 Read register 2 To branch **ALU** Zero dontrol logic Registers Write register Read data 2 Write data RegWrite 16 32 Sign-


extend

Sign-bit wire replicated


Composing the Elements

- First-cut data path does an instruction in one clock cycle
 - Each datapath element can only do one function at a time
 - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions

R-Type/Load/Store Datapath



Full Datapath



ALU Control

ALU used for

Load/Store: F = add

Branch: F = subtract

R-type: F depends on funct field

| ALU control | Function |
|-------------|------------------|
| 0000 | AND |
| 0001 | OR |
| 0010 | add |
| 0110 | subtract |
| 0111 | set-on-less-than |
| 1100 | NOR |


ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control


| opcode | ALUOp | Operation | funct | ALU function | ALU control |
|--------|-------|------------------|--------|------------------|-------------|
| lw | 00 | load word | XXXXXX | add | 0010 |
| SW | 00 | store word | XXXXXX | add | 0010 |
| beq | 01 | branch equal | XXXXXX | subtract | 0110 |
| R-type | 10 | add | 100000 | add | 0010 |
| | | subtract | 100010 | subtract | 0110 |
| | | AND | 100100 | AND | 0000 |
| | | OR | 100101 | OR | 0001 |
| | | set-on-less-than | 101010 | set-on-less-than | 0111 |

The Main Control Unit

Control signals derived from instruction



Datapath With Control




Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining

Pipelining Analogy

- Pipelined laundry: overlapping execution
 - Parallelism improves performance



MIPS Pipeline

- Five stages, one step per stage
 - 1. IF: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3/ EX: Execute operation or calculate address
 - MEM: Access memory operand
 - 5. WB: Write result back to register