


Computer Architecture

A Quantitative Approach, Sixth Edition



Chapter 5

Thread-Level Parallelism


Introduction

- Thread-Level parallelism
 - Have multiple program counters
 - Uses MIMD model ≠ SIMD
 - Targeted for tightly-coupled shared-memory multiprocessors
- For n processors, need n threads
- Amount of computation assigned to each threadgrain size
 - Threads can be used for data-level parallelism, but the overheads may outweigh the benefit



Types

- Symmetric multiprocessors (SMP)
 - Small number of cores
 - Share single memory with uniform memory latency
- Distributed shared memory (DSM)
 - Memory distributed among processors
 - Non-uniform memory access/latency (NUMA)
 - Processors connected via direct (switched) and nondirect (multi-hop) interconnection networks





Cache Coherence

Processors may see different values through their caches:

Time	Event	Cache contents for processor A	Cache contents for processor B	Memory contents for location X
0				1
1	Processor A reads X	1		1
2	Processor B reads X	1	1	1
3	Processor A stores 0 into X	0	1	0

Cache Coherence

Coherence

- All reads by any processor must return the most recently written value
- Writes to the same location by any two processors are seen in the same order by all processors

Consistency

- When a written value will be returned by a read
- If a processor writes location A followed by location B, any processor that sees the new value of B must also see the new value of A



Enforcing Coherence

- Coherent caches provide:
 - Migration: movement of data
 - Replication: multiple copies of data



- Directory based
 - Sharing status of each block kept in one location
- Snooping
 - Each core tracks sharing status of each block



- Write invalidate
 - On write, invalidate all other copies
 - Use bus itself to serialize
 - Write cannot complete until bus access is obtained

Processor activity	Bus activity	Contents of processor A's cache	B's cache	Contents of memory location X
				(0)
Processor A reads X	Cache miss for X	0		0
Processor B reads X	Cache miss for X	0	0	0
Processor A writes a 1 to X	Invalidation for X	1 4		0
Processor B reads X	Cache miss for X	1	1	1

- Write update
 - On write, update all copies



- Locating an item when a read miss occurs
 - In write-back cache, the updated value must be sent to the requesting processor
- Cache lines marked as shared or exclusive/modified
 - Only writes to shared lines need an invalidate broadcast
 - After this, the line is marked as exclusive



	V	Request	Source	State of addressed cache block	Type of cache action	Function and explanation
	Eru7	Read hit	Processor	Shared or modified	Normal hit	Read data in local cache.
Controller		Read miss	Processor	Invalid	Normal miss	Place read miss on bus.
		Read miss	Processor	Shared	Replacement	Address conflict miss: place read miss on bus.
	(+ 11)	Read miss	Processor	Modified	Replacement	Address conflict miss: write-back block; then place read miss on bus.
	Continer	Write hit	Processor	Modified	Normal hit	Write data in local cache.
		Write hit	Processor	Shared	Coherence	Place invalidate on bus. These operations are often called upgrade or <i>ownership</i> misses, because they do not fetch the data but only change the state.
	1	Write miss	Processor	Invalid	Normal miss	Place write miss on bus.
	Nembry	Write miss	Processor	Shared	Replacement	Address conflict miss: place write miss on bus.
	4	Write miss	Processor	Modified	Replacement	Address conflict miss; write-back block; then place write miss on bus.
		Read miss	Bus	Shared	No action	Allow shared cache or memory to service read miss.
		Read miss	Bus	Modified	Coherence	Attempt to read shared data: place cache block on bus, write-back block, and change state to shared.
		Invalidate	Bus	Shared	Coherence	Attempt to write shared block; invalidate the block.
		Write miss	Bus	Shared	Coherence	Attempt to write shared block; invalidate the cache block
		Write miss	Bus	Modified	Coherence	Attempt to write block that is exclusive elsewhere; write- back the cache block and make its state invalid in the local cache.



MEST MOST MOESI

- Complications for the basic MSI protocol:

Extensions:

- noopy Coherence Protocols

 **EST MOST MOEST*

 Complications for the basic MSI protocol:

 **Operations are not atomic

 **E.g. detect miss, acquire bus, receive a response

 **Creates possibility of deadlock and races

 **One solution: processor that sends invalidate can hold bus until other processors receive the invalidate


 Extensions:

 **Add exclusive state to indicate clean block in only one cache (MESI protocol) cache (MESI protocol)
 - Prevents needing to write invalidate on a write
 - Owned state



Coherence Protocols: Extensions

- Shared memory bus and snooping bandwidth is bottleneck for scaling symmetric multiprocessors
 - Duplicating tags
 - Place directory in outermost cache
 - Use crossbars or pointto-point networks with banked memory



Coherence Protocols

- Every multicore with >8 processors uses an interconnect other than bus
 - Makes it difficult to serialize events
 - Write and upgrade misses are not atomic
 - How can the processor know when all invalidates are complete?
 - How can we resolve races when two processors write at the same time?
 - Solution: associate each block with a single bus

Performance

- Coherence influences cache miss rate
 - Coherence misses
 - True sharing misses
 - Write to shared block (transmission of invalidation)
 - Read an invalidated block
 - False sharing misses
 - Read an unmodified word in an invalidated block




Directory Protocols

- Snooping schemes require communication among all caches on every cache miss
 - Limits scalability
 - Another approach: Use centralized directory to keep track of every block
 - Which caches have each block
 - Dirty status of each block
- Implement in shared L3 cache
 - Keep bit vector of size = # cores for each block in L3
 - Not scalable beyond shared L3 555



Directory Protocols

- Alternative approach:
 - Distribute memory





Directory Protocols

- For each block, maintain state:
 - Shared
 - One or more nodes have the block cached, value in memory is up-to-date
 - Set of node IDs
 - Uncached
 - Modified
 - Exactly one node has a copy of the cache block, value in memory is out-of-date
 - Owner node ID
- Directory maintains block states and sends invalidation messages



Messages

Message type	Source	Destination	Message contents	Function of this message
Read miss	Local cache	Home directory	P, A	Node P has a read miss at address A; request data and make P a read sharer.
Write miss	Local cache	Home directory	P, A	Node P has a write miss at address A; request data and make P the exclusive owner.
Invalidate	Local cache	Home directory	A	Request to send invalidates to all remote caches that are caching the block at address A.
Invalidate	Home directory	Remote cache	A	Invalidate a shared copy of data at address A.
Fetch	Home directory	Remote cache	A	Fetch the block at address A and send it to its home directory; change the state of A in the remote cache to shared.
Fetch/ invalidate	Home directory	Remote cache	A	Fetch the block at address A and send it to its home directory; invalidate the block in the cache.
Data value reply	Home directory	Local cache	D	Return a data value from the home memory.
Data write- back	Remote cache	Home directory	A, D	Write back a data value for address A.



Synchronization

- Basic building blocks:
 - Atomic exchange
 - Swaps register with memory location
 - Test-and-set
 - Sets under condition
 - Fetch-and-increment
 - Reads original value from memory and increments it in memory
 - Requires memory read and write in uninterruptable instruction
 - MIPS: load linked/store conditional
 - If the contents of the memory location specified by the load linked are changed before the store conditional to the same address, the store conditional fails



Synchronization

- Two processors sharing an area of memory
 - P1 writes, then P2 reads
 - Data race if P1 and P2 don't synchronize
 - Result depends of order of accesses
- Hardware support required
 - Atomic read/write memory operation
 - No other access to the location allowed between the read and write
- Could be a single instruction
 - E.g., atomic swap of register → memory
 - Or an atomic pair of instructions





Synchronization in MIPS

C++ https://en.cppreference.com/w/cpp/thread/mutex/try_lock

- Load linked: 11 rt, offset(rs),
- Store conditional: sc rt, offset(rs)
 - Succeeds if location not changed since the 11
 - Returns 1 in rt
 - Fails if location is changed
 - Returns 0 in rt
- Example: atomic swap (to test/set lock variable)



Models of Memory Consistency

Processor 1: Processor 2:

A=0 B=0

...

A=1 B=1

if (B==0) ... if (A==0) ...

- Should be impossible for both if-statements to be evaluated as true
 - Delayed write invalidate?
- Sequential consistency:
 - Result of execution should be the same as long as:
 - Accesses on each processor were kept in order
 - Accesses on different processors were arbitrarily interleaved



Implementing Locks

- To implement, delay completion of all memory accesses until all invalidations caused by the access are completed
 - Reduces performance!
- Alternatives:
 - Program-enforced synchronization to force write on processor to occur before read on the other processor
 - Requires synchronization object for A and another for B
 - "Unlock" after write
 - "Lock" after read



Relaxed Consistency Models

- Consistency model is multiprocessor specific
- Programmers will often implement explicit synchronization
- Speculation gives much of the performance advantage of relaxed models with sequential consistency
- → Basic idea: if an invalidation arrives for a result that has not been committed, use speculation recovery



Fallacies and Pitfalls

- Measuring performance of multiprocessors by linear speedup versus execution time
- Amdahl's Law doesn't apply to parallel computers
- Linear speedups are needed to make multiprocessors cost-effective
 - Doesn't consider cost of other system components



 Not developing the software to take advantage of, or optimize for, a multiprocessor architecture

