Name:	Student ID #:
-------	---------------

CS472 / ECE472 / CS572 / ECE572

Fall 2018 Midterm Exam

You may use a calculator and a double-sided 8.5" x 11" notesheet.

Indicate whether the following statements are True or False.

 1.	(2 pt) Assuming that the pipeline is initially empty, a pipelined CPU can fully execute a single instruction in less time than the non-pipelined equivalent CPU.
 2.	(2 pt) Anytime a CPU writes to a page of virtual memory, the corresponding page is immediately written to disk to avoid loss of data.
 3.	(2 pt) The execution time of a benchmark program is generally considered to be a fair comparison between processors with different Instruction Set Architectures (ISAs).
 4.	(2 pt) The programmer's choice of compiler could have an impact on the order that instructions will be executed within the computer.
5.	(2 pt) A program's memory access patterns will have a significant impact on the hit rate of a data cache.
6.	(2 pt) A conflict miss can never occur in a direct-mapped cache.
 7.	(2 pt) In the MIPS architecture, the machine code of a branch instruction indicates the absolute memory address that should be placed inside the program counter (PC).
 8.	(2 pt) As the level of associativity increases, it becomes more difficult to implement a least-recently-used (LRU) cache replacement policy.
 9.	(2 pt) Anytime a CPU writes to a page of virtual memory, the corresponding page is immediately written to disk to avoid loss of data.
 10.	(2 pt) Static RAM (SRAM) is generally used to implement memory caches while dynamic RAM (DRAM) is generally used as the basis for system memory.
11.	(2 pt) The decimal value 62.53125 can be exactly represented in IEEE 754 single precision format.
 12.	(2 pt) In a virtual memory system, a translation-lookaside buffer (TLB) miss implies that the specified memory page must be retrieved from swap space (on the HDD).
 13.	(2 pt) The MIPS ISA uses a load/store architecture that requires operands to be moved into registers before ALU operations can take place.
 14.	(2 pt) The highest addressable virtual memory location must always be less than or equal to the highest physical memory address within a computer.
 15.	(2 pt) A write-through cache scheme implies that a cache will write changes only to the cache block (and set a dirty bit). The modified cache block will then be written to main memory only when it is replaced by a different block.

Provide the appropriate answer in the blank space.

during i	ts designated clock cycle are called:		
For each of the	e following questions, choose the best answ	er.	
	Which of the following is a technique that on aphorical "power wall"?	comput	er architects can take in order to avoid hitting
	Increase the clock frequency Decrease the clock period to reduce power consumption		Improve parallelization to execute multiple instructions simultaneously All of the above
18. (2 pts) I	n a CMOS IC design, power consumption is	s impro	ved by lowering which of the following?
	The capacitive load The operating frequency		The operating voltage All of the above
been se	lected as 8 bytes and that there are 32 blo	ck indi	e cache with N=3. Assume that the block size had ces in the cache (i.e. there are 32 sets of 3 many bits will each individual tag occupy?
	10 11		12 13
memory	y system to provide each process with its o	wn vir	gn have a problem. They implemented a virtual tual address space (each page with a size of 2K). is. Which of the following suggestions would be
A.	Remove the translation-lookaside buffer (TLB) so that all queries can go	C.	Decrease the size of each memory page
В.	directly to main memory Increase the size of each memory page	D.	Move 90% of the memory pages into swap space (on HDD) so that additional memory is available for the page table
21. (2 pts) A	An immediate-format MIPS instruction req	uires h	ow many registers to be specified?
A. B.	1 2	C. D.	
22. (2 pts) V	Which of the following statements best des	scribes	memory behavior in the MIPS architecture?
A.	The stack and the heap each start at high memory addresses and work towards low addresses	C.	The stack and the heap each start at low memory addresses and work towards high addresses
В.	The stack and the heap both start near the middle of main memory and they grow away from each other	D.	The stack starts at a high memory address, the heap starts at a low address and they grow towards each

other

16. (2 pts) In a pipelined CPU design, situations that prevent the next instruction stream from being executed

23.	(2 pts) Suppose that the MIPS architects decided to change the instruction length and develop a CPU with
	sixty-four 32 bit registers. If all other features remain intact, how many bits should the machine code of
	an R-format instruction occupy?

For each of the following problems, assume that the main memory contents are as shown in the diagram. Each problem is independent (e.g. the memory is initialized to match the diagram prior to each question).

24. (4 pts) Assume that the initial register values are as follows:

```
addi $s0, $t1, 17

sub $s0, $a1, $s0

add $a2, $t1, $zero

add $t1, $s0, $a1
```

After the assembly code has finished execution, what are the contents of the following registers?

25. (4 pts) Assume that the initial register values are as follows:

```
addi $t1, $zero, 10
lw $s0, 0($a2)
slt $t1, $t1, $s0
beq $t1, $zero, L1
addi $a1, $a1, 2
j L2
L1:
lw $s0, 4($a2)
L2:
```

Contents				
Address				
0x1c20	0x8a	0x78	0x42	0x9c
0x1c24	0x97	0x3d	0xff	0x14
0x1c28	0xa3	0x82	0xda	0x81
0x1c2c	0x00	0x00	0x2f	0x18
0x1c30	0x2c	0xe2	0x22	0x71
0x1c34	0x00	0x00	0x00	0x08
0x1c38	0x9d	0x56	0x18	0xb4
0x1c3c	0xef	0x02	0xbb	0x7c
0xffe8	0xf7	0x35	0x21	0xc3
0xffec	0x8a	0x55	0x48	0x8d
0xfff0	0x00	0x00	0x1c	0x28
0xfff4	0x00	0x00	0x3f	0x28
0xfff8	0x2b	0x7e	0x12	0x72
0xfffc	0x13	0x48	0x15	0x13

After the assembly code has finished execution, what are the contents of the following registers?

26. (8 pts) For this problem, assume that the initial register values are as follows:


$$$t1 = 0x0004$$
, $$s0 = 0x0107$, $$s1 = 0x571$, $$sp = 0xfff4$

```
addi $sp, $sp, -8
lw $s0, 0($sp)
lw $s1, 4($sp)
lw $t1, 0($s1)
addi $s0, $zero, 255
or $t1, $t1, $s0
addi $sp, $sp, 8
```

After the assembly code has finished execution, what are the contents of the following registers?

- 27. (7 pts) Compute the IEEE 754 single precision (32 bit) representation of the decimal value 467.875
 - A. What is the 1 bit value of the sign bit?
 - B. What is the 8 bit value of the biased exponent?
 - C. What is the 23 bit value of the mantissa?

28. (3 pts) Suppose that the CPU design shown below was manufactured with a defect. The input to the ADDER was intended to be 4 (corresponding to a 4 byte instruction). Unfortunately, the input was inadvertently set to 8 (as shown). All other components of the computer are still running on the assumption that each instruction occupies 32 bits. The small box below shows the sequence of 32 bit instructions that was going to be executed. Assuming the program counter (PC) was originally pointing to the first instruction, what will be the final value of \$t0 after the program counter reaches the END label?



29.	9. (3 pts) In a particular computer, the instruction-cache miss rate is 3% and the data-cache hit rate is 96%. There is a miss penalty of 120 cycles that occurs when either cache is unable to immediately return the data. In a given program, suppose that 30% of the instructions involve load or store operations. If the base number of cycles per instruction (CPI) is 2 (meaning the CPI with an ideal cache) then what would be the expected CPI during this particular program?									
	The expected CPI is:									
30.			-		_					ne cache has a block size
	of 4		-				the cache. The c			
					_	•		•		the initially empty
							n sequential order art but you may f	-		· · · · · ·
		Byte			ock	Block	•			tiai ci cait.
		Addres			dress	Index	Tag	Hit	?	
		1	72							
		1	39							
		3	01							
		3	00							
		2	49							
			41							
		2	20							
			61							
			80							
		1	62							
		B. <u>Complete the following table</u> showing the final state of the cache. If a value is unknown, write a question mark in that space.								
		Index	Vali	d	Tag					
		0								How many cache hits
		1								occurred?
		2								
		3								
		5								
		6								
		7								
		8								
		9								How many times were
		10								blocks replaced?
		11								(Loading into an empty
		12								slot does not count.)
		13								