

Synchronous Sequential Logic

2019. 4. 29.

K-S. Sohn



Contents

- Sequential circuits
- Latches
- □ Flip-flops
- Analysis of clocked secuential circuits
- □ State reduction and assignment
- Design of secuential circuits

Synchronous Sequential Logic

-2-




Introduction

- Combinational circuits
 - o neither memory element nor feedback
 - output> = F(<input>)



Sequential circuits

□ Block diagram of secuential circuit



- o feedback path
- o memory element

-3-



Sequential Circuits

State

- the binary information stored in the memory element at any given time defines the state of the sequential circuit at that time.
- o <output> = F(<state>, <input>: <control signal>)
- Syncrounous
 - o the transition happens at discrete instants of time
- Asnychronous
 - the transition happens at any instant of time

Synchronous Sequential Logic

-5-

-7-

Synchronous Sequential Logic





Synchronous Sequential Circuits

- Clock generator
 - a master-clock generator to generate a periodic train of clock pulses
 - the clock pulses are distributed throughout the system
- clocked sequential circuits
 - o most commonly used
 - o no instability problems
- clock speed
 - o limited by the operational speed of the combinational circuit



Synchronous Sequential Circuits

□ the memory elements: flip-flops

Sequential Circuits

Asynchronous sequential circuits

o difficult to avoid instability in design

o <output> = F(<state>, <input>)


o having only feedback path (or with the "pseudo-memory")

- o binary cells capable of storing one bit of information
- two outputs: one for the normal value and one for the
- o complement value
- maintain a binary state indefinitely until directed by an input signal to switch states



Synchronous Sequential Circuits

Synchronous clocked sequential circuit



Synchronous Sequential Logic

-9-

Latches

- asynchronous sequential circuits
 - o binary state (0 or 1)
 - \circ Q(t+1) = F(Q(t), <input>)
- Level sensitive circuits
 - the next state is determined by the level of inputs and the current state
 - o can not be used for synchronous sequential circuits,
 - o but, building blocks of flip-flop


Synchronous Sequential Logic

-10-



SR Latch

□ Tow NOR gates with cross-coupled connection



S	R	Q	Q'	
1	0	1	0	
0	0	1	0	(after $S = 1$, $R = 0$
0	1	0	1	
0	0	0	1	(after $S = 0, R = 1$
1	1	0	0	(forbidden)


SR Latch

- Most fundamental building block
 - o more complicated types can be built upon this SR latch
- Functional characteristics
 - (S,R)= (0,0): no operation (usual position of the level of inputs)
 - (S,R)=(0,1): reset (Q=0, the clear state)
 - (S,R)=(1,0): set (Q=1, the set state)
 - (S,R)=(1,1): indeterminate state (Q=Q'=0, out of SR rules)



SR Latch

- NAND implementation
 - o complement of the NOR version
 - S'R' latch




3	R	Q	Q	_
1	0	0	1	
1	1	0	1	(after $S = 1, R = 0$
0	1	1	0	
1	1	1	0	(after $S = 0, R = 1$
0	0	1	1	(forbidden)

Synchronous Sequential Logic

-13-

SR Latch

- □ SR latch with control input
 - o En = 0, no change
 - En = 1, enable input



En	S	R	Next state of Q
0	Х	X	No change
1	0	0	No change
1	0	1	Q = 0; reset state
1	1	0	Q = 1; set state
1	1	1	Indeterminate


(b) Function table

Synchronous Sequential Logic

-14-

D Latch

- Design objectives
 - eliminate the undesirable conditions of the indeterminate state in the SR latch by using an inverter and tied inputs
- □ 'D' comes from:
 - O Q=<input data>, transparent latch



En D	Next state of Q
0 X 1 0 1 1	No change $Q = 0$; reset state $Q = 1$; set state


(b) Function table

-15-


4

Graphic Symbols

SR latches




D latch





Flip-Flops

- Trigger
 - the momentary change of control inputs
 - the state of a latch or flip-flop is switched by a change of the control input
- □ Level triggerd: latch
- Edge triggered: F-F



(a) Response to positive level

Synchronous Sequential Logic


-17-

-19-

Flip-Flop

□ Why F-F as the memory element in the S.S.L.?

o If a latch used:



- o the feedback path may cause instability problem
- Edge-triggered F-Fs
 - the state transition happens only at the edge
 - o eliminate the multiple-transition problem


Synchronous Sequential Logic

-18-



Edge-triggered D Flip-Flop

- Master-slave D flip-flop
 - two separate D latches and an inverter
 - o master latch (triggered during clk's positive level)
 - slave latch(triggered during clk's negative level)




- triggered at negative or positive edge?
- o how to reverse the direction of triggering edge?



Edge-triggered D Flip-Flop

□ D type positive-edge triggered F-F



Synchronous Sequential Logic



Edge-triggered D Flip-Flop

In sum.

○ CP=0: (S,R) = (1,1), no state change

○ CP=↑: state change once


O CP=1: state holds


o eliminate the feedback problems in sequential circuits

Graphic Sumbols of DF-F

□ The edge-triggered D F-F

- the most economical and efficient
- o positive-edge and negative-edge





Synchronous Sequential Logic

-21-

-23-

Synchronous Sequential Logic

-22-




Specifications of Flip-Flop

Setup time

 A minimum time for which the D input must be maintained at a constant value prior to the occurrence of the clock transition

Hold time

 A minimum time for which the D input must not change after the application of the positive transition of the clock



Specification of Flip-Flop

■ Time contribution analysis

o setup time > td1 + td4

o hold time > td3

4

Synchronous Sequential Logic

-24-




JK Flip-Flop

Operational requirements

- Set: J=1, K=0, Q(t+1)=1
- Reset: J=0, K=1, Q(t+1)=0
- Complement: J=1, K=1, Q(t+1)=Q'(t)
- \circ No change: J = K = 0, Q(t+1)=Q(t)

Constraints

Use D F-F and some logic gates including inverters




Synchronous Sequential Logic

-25-

JK Flip-Flop

□ Front logic

- D = JQ' + K'Q
- O How?
- □ Logic diagram and graphical symbol



Synchronous Sequential Logic

-26-




T Flip-Flop

□ Functional requirements

- o toggle output with a T input
- \circ T=0, Q(t+1)=Q(t)
- T=1, Q(t+1)=Q'(t)

Constraints

Use D F-F and some logic gates






T Flip-Flop

□ Front logic

- OD=TQ'+T'Q
- Why?
- Logic diagram and graphic symbol





Characteristics Tables

- u t
 - a period of the clock pulse
 - (t+1) means the next clock pulse period
- □ Q(t)
 - present state
- □ Q(t+1)
 - o next state

JK	Flip-F	Юр	
J	K	Q(t +	1)
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'(t)	Complement

D Flip-Flop			T Flip-Flop			
D	Q(Q(t+1)	T	Q(t+1)		
0	0	Reset	0	Q(t)	No change	
1	1	Set	1	Q'(t)	Complement	

Synchronous Sequential Logic

-29-

Synchronous Sequential Logic




- D flip-flop
 - Q(t+1)=D
- JK flip-flop
 - Q(t+1)=JQ'+K'Q
- T flip-flop
 - Q(t+1)=TQ'+T'Q



Direct Inputs

■ Ansynchronous set and/or reset



R Clk D Q Q'
0 X X 0 1
1 ↑ 0 0 1
1 ↑ 1 1 0

(c) Function table

-

Analysis of Clocked sequential Circuits(SSC)

- Analysis of clocked sequential circuit(SSC)
 - the behavior of a clocked sequential circuit is determined from the inputs, the outputs, and the state of its flip-flops
 - SSC(synchronized sequential circuits)
- Clocked sequential circuit
 - o <output> = FUNC(<inputs>, <curr state>)
 - o <next state> = FUNC(<inputs>, <curr state>)
- Results of analysis
 - State equations
 - State table
 - State diagram

-30-



State Equations(Transition Equation)

- Definition
 - Algebraic expression of the condition of state transition
 Transition equation
- □ Objectives -- Specifying the next state of the SSC by:
 - Specifying the output of flip-flop
 - O Deriving the output of SSC ⇒ Output equation
- Specifying the output of flip-flop
 - \circ <F-F output>(t+1) = FUNC(<F-F output>(t), <input>(t))
 - (*t*+1) : one clock edge later than time (*t*)
- Output equation
 - \circ <SSC output>(t) = FUNC(<F-F output>(t), <input>(t))

Synchronous Sequential Logic

-33-

State Table(Transition Table)

Structure of the state table

All possible combinations of states and inputs

Present state	Inputs	Next state	Outputs
•	•	FUNC(<present state="">, <input/>)</present>	
	•		FUNC(<present state="">,<input/></present>
List of all possible states of flip-flops at a given time t or t-th clock edge	All possible values of inputs for each present state	States of the flip-flops at a given time t+1 or (t+1)-th clock edge	Values of outputs for each possible input and present state


Synchronous Sequential Logic

-34-




State Table

Derivation of a state table



State Diagram


- Objectives
 - A graphical representation of a state table
 - Easier human interpretation
- Components
 - Bubbles(states) and directed lines(transitions)





F-F Input Equations

- Definition
 - Output functions of the combinational circuit generating the F-F input.
 - Only an internal expression used for deriving the state equations




Synchronous Sequential Logic

-37-

Overview of Analysis of SSC

□ Flow diagram of analysis of SSC



Synchronous Sequential Logic

-38-



Analysis Procedure

- □ Step-1. Check if clocked seq. circuit
- □ Step-2. F-F input equations
 - Use the given circuit diagram
- □ Step-3. Output equations
 - Use the given circuit diagram
- □ Step-4. State tables
 - OGenerate full combination of present states and <inputs</pre>
 - Refer F-F's characteristic tables to get <next state> columns
- □ Step-5. State equations
 - Use the state table and K-map or given circuit diagram
- □ Step-6. State diagrams
 - User the state table or given circuit diagram

Analysis Example

Circuit diagram

Input equations

$$D_A = Ax + Bx$$

$$D_B = A'x$$


State equations

$$A(t+1) = D_A(t) = A(t)x + B(t)x$$

 $B(t+1) = D_B = A'(t)x$

Output equations

$$y = (A + B)x'$$



Since the next state of D F-F. is

Synchronous Sequential Logic determined only the F-F. input D.



Analysis Example

State table

o state equations.

$$A(t+1) = D_A(t) = A(t)x + B(t)x$$
$$B(t+1) = D_B = A(t)x$$

all binary combination of present states and inputs

Present State		Input		xt ate	Output
Α	В	x	Α	В	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1

y = (A + B)x'


Output equations

Synchronous Sequential Logic


-41-

Analysis Example

- State table
 - State equation



 $A_{t+1} = A_t x + B_t x$



 $B_{t+1}=A'_tx$

Output equation


АВ	х		
Α .			1
	1		1

 $y_t = (A_t + B_t)x'$

Synchronous Sequential Logic

-42-

Analysis Example



- State diagram (transition diagram)
 - present input and output
 - after the next clock cycle, the circuit goes to the next state 01.

Analysis Example

□ F-F input equations (excitation equations)

$$D_A = Ax + Bx$$

$$D_B = A'x$$

- o fully specify the combinational logic that drives the F-F's
- o necessary for drawing full logic diagram
- o imply the type of F-F from the letter symbol (D_A, J_B, K_B, T_C,...)




Analysis with DF-F

Input equation

$$D_A = A \oplus x \oplus y$$

- o the D_A symbol implies a D F-F with output A
- x, y are the inputs to the circuit.
- o no output equation means that <output> = <F-F output>
- Logic diagram




Analysis with DF-F's

- State table
 - 1 col. for curr. state, 2 col's for inputs, 1 col. for next state.
- State equation

$$A(t+1) = A(t) \oplus x(t) \oplus y(t)$$

State diagram



State	mputs	State
A	x y	A
0	0 0	0
0	$\begin{array}{cc} 0 & 1 \\ 1 & 0 \end{array}$	1 1
0	$\begin{array}{ccc} 1 & 0 \\ 1 & 1 \end{array}$	0
1	0 0	1
1	0 1	0
1 1	$\begin{array}{cc} 1 & 0 \\ 1 & 1 \end{array}$	0 1
_		_

Present

state

Synchronous Sequential Logic

-46-


Next

Inputs state



Analysis with JK F-F's

- Structure of the state table with JK F-F
 - 4 sections: 4 sections: 4 sections: 4 sections; <next state</pre>, <outputs</pre>
 - o all combination of {cpresent state, <inputs</pre>}





Analysis with JK F-F's


- Derivation steps of the next-state values in the state table
 - Determine the F-F input equation
 - > in terms of the present state and input variables
 - List the binary values of each input equation
 - Use the F-F characteristic table
 - > to determine the next-state values in the state table



Analysis with JK F-F's (Ex.)

Given circuit diagram

 1 input, 2 JK F-F's (2-bit state value), no output (F-F's outputs may be considered as the circuit outputs)



Synchronous Sequential Logic

-49-



Analysis with JK F-F's (Ex.)

□ F-F input equations

$$\begin{split} J_A &= B, & K_A &= Bx' \\ J_B &= x', & K_B &= A \oplus x = A'x + Ax' \end{split}$$

□ F-F input binary values

	esent ate	Input	Next State		Flip- Inp	Flop	
A	В	x		JA	KA	J _B	K
0	0	0		0	0	1	0
0	0	1		0	0	0	1
0	1	0		1	1	1	0
0	1	1		1	0	0	1
1	0	0		0	0	1	1
1	0	1		0	0	0	0
1	1	0		1	1	1	1
ro 1	1	1		1	0	0	0



Analysis with JK F-F's (Ex.)

)_	J	K	Q(t +	1)
′	0	0	Q(t)	No change
	0	1	0	Reset
	1	0	1	Set
	1	1	Q'(t)	Complement

□ Determine the next state(1)

o current input JK value and the characteristic table

	sent ate	Input	Next State		Flip-Flop Inputs				
Α	В	x	Α	В	JA	KA	J _B	K	
0	0	0	0	1	0	0	1	0	
0	0	1	0	0	0	0	0	1	
0	1	0	1	1	1	1	1	0	
0	1	1	1	0	1	0	0	1	
1	0	0	1	1	0	0	1	1	
1	0	1	1	0	0	0	0	0	
1	1	0	0	0	1	1	1	1	
1	1	1	1	1	1	0	0	0	



Analysis with JK F-F's (Ex.)

Derive state equations

JK F-F characteristic equations

$$Q(t+1) = JQ' + K'Q$$

 $A(t+1) = JA' + K'A$ $B(t+1) = JB' + K'B$

o substitute input eq. into char. eq.

$$A(t+1) = BA' + (Bx')'A = A'B + AB' + Ax$$

 $B(t+1) = x'B' + (A \oplus x)'B = B'x' + ABx + A'Bx'$



Analysis with JK F-F's (Ex.)

- □ Determine the next state value(2)
 - o obtain the next state value by evaluating the state equations
 - the state equations can be obtained by substituting the F-F input equations into the F-F characteristic equation


		sent ate	Input		ext	
	Α	В	x	Α	В	
	0	0	0	0	1	
	0	0	1	0	0	
	0	1	0	1	1	
	0	1	1	1	0	
	1	0	0	1	1	
	1	0	1	1	0	
	1	1	0	0	0	
Synchronous_	1	1	1	1	1	

-53-



Analysis with JK F-F's (Ex.)

□ State diagram



Synchronous Sequential Logic

-54-



Analysis with T F-F's

- Review
 - T F-F characteristic table

	-		
T	EI:	p-Fl	on
		h-Li	vμ

T	Q(t +	1)
0	Q(t)	No change
1	Q'(t)	Complement


characteristic equation

$$Q(t+1) = T \oplus Q = T'Q + TQ'$$



Analysis with T F-F's

Given circuit diagram





Analysis with TF-F's

Input equations

$$T_A = Bx$$

$$T_B = x$$

Output equation

$$y = AB$$

State equations

$$A(t+1) = (Bx)'A + (Bx)A' = AB' + Ax' + A'Bx$$

$$B(t+1) = x \oplus B$$

Synchronous Sequential Logic

-57-

Analysis with T F-F's

State table

Present State				ext ate	Output	
A	В	x	A	В	у	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	1	0	0	
1	0	1	1	1	0	
1	1	0	1	1	1	
1	1	1	0	0	1	


Synchronous Sequential Logic

-58-



Analysis with T F-F's


- State diagram
 - Binary counter as long as x=1





Mealy and Moore Models of FSM

- General model of a sequential circuit
 - o inputs, outputs, and internal states
- Mealy model
 - Output is a function of both the present state and input
 - o <output> = FUNC(<input>,<present state>)
 - the output should be sampled immediately before the active edge of the clock with concerning the output stabilization.



Synchronous Sequential Logic


-60-



Mealy and Moore Models of FSM

Moor model

- output is a function of the present state only
- o <output> = FUNC(<present state>)
- the output is synchronized with the clock
- Examples:
 - > circuit output is the flip-flop states




Synchronous Sequential Logic

-61-

State Reduction and Assignment

Number of F-F's in a SC

- determined as log₂N, where N is the number of required states
- \circ cost \propto N
- in general, state reduction is needed.
- As an example, a state diagram is given
 - o 7 states: a ~ g



Synchronous Sequential Logic

-62-



State Reduction

- Input-output relationship (a is the initial state)
 - o input: 01010110100
 - output: 00000110100

state	а	а	b	С	d	е	f	f	g	f	g	а
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	

■ State reduction problem

 to find ways of reducing N without altering the input-output relationships



State Reduction

State table

Present	Next	State	Output			
State	x = 0	x = 1	x = 0	x = 1		
а	а	b	0	0		
b	c	d	0	0		
C	a	d	0	0		
d	e	f	0	1		
e	a	f	0	1		
f	g	f	0	1		
g	a	f	0	1		



State Reduction

- two circuits are equivalent:
 - o have identical outputs for all input sequences
 - the number of states is not important
- □ Two states are said to be equivalent:
 - for each member of the set of inputs, they give exactly the same output and send the circuit to the same state or to an equivalent state
 - one of them can be removed

Synchronous Sequential Logic

-65-

State Reduction

□ Find the equivalent states in the state table

Present	Next	State	Output		
State	x = 0	x = 1	x = 0	x = 1	
а	а	b	0	0	
b	c	d	0	0	
c	a	d	0	0	
d	e	f	0	1	
e	а	f	0	1	
f	g	$f \setminus$	0	1	
g	а	f	0	1	

e and g are equivalent. 'e' or 'g' can be eliminated if 'g' is eliminated, all 'g' is replaced by 'e' and the row that 'g' is the present state is eliminated from both the table and the diagram.

Synchronous Sequential Logic

66



State Reduction

Reduced state table(1)

Present	Next	State	Output		
State	x = 0	x = 1	x = 0	x = 1	
а	а	b	0	0	
b	c	d	0	0	
c	a	d	0	0	
d	e	f	0	1	
e	a	f	0	1	
f	e	f	0	1	

d and f are equivalent again. 'd' or 'f' can be eliminated. If 'f' is eliminated, all 'f's are replaced by 'd' and the row that 'f' is the present state is erased.



State Reduction


Reduced state table(2)

Present	Next	State	Output		
State	x = 0	x = 1	x = 0	x = 1	
а	а	b	0	0	
b	c	d	0	0	
c	a	d	0	0	
d	e	d	0	1	
e	a	d	0	1	



State Reduction

□ Reduced state diagram



Synchronous Sequential Logic

-69-

State Reduction

□ Test of reduction (a is the initial state)

input: 01010110100output: 00000110100

state	а	а	b	С	d	е	d	d	е	d	е	а
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	

Synchronous Sequential Logic -70-



State Assignment

- Why assign values to states
 - o to design a SC with physical components.
- □ Possible state binary assignment

State	Assignment 1, Binary	Assignment 2, Gray Code	Assignment 3 One-Hot	
а	000	000	00001	
b	001	001	00010	
C	010	011	00100	
d	011	010	01000	
e	100	110	10000	

- o gray code: simplification of the Boolean function
- one-hot: use easy decoder logic



State Assignment

□ Reduced state table with binary assignment

Present State	Next	State	Output			
	x = 0	x = 1	x = 0	x = 1		
000	000	001	0	0		
001	010	011	0	0		
010	000	011	0	0		
011	100	011	0	1		
100	000	011	0	1		

Unused states can be considered as don't care



Design Procedure Overview

[!] We usually know the transition from present state to next state and wish to find the F-F. input conditions that will cause the required transition

Requirement spec.'s

- · Word statements
- · State tables ...

[!] Truth tables is the sufficient requirement spec. for combinational circuit

Design procedure

- Reduce the number of state
- Assign state code
- Choose F.F.
- Find combinational gate structure
- Transform seq. circuit problems to comb. circuit problem
- Applying the comb. circuit design techniques
- Obtain F.F. input equations and output equations
- Circuit diagrams
- ❖ Boolean functions

Synthesis

Synchronous Sequential Logic

-73-

Requirements Specification

- Word description
 - the word description of the circuit behavior
- State representation
 - state diagram
 - state table
 - state equation
- Etc.
 - block diagram
 - truth table

Synchronous Sequential Logic

-74-



Design Procedure

Core of design procedure

- state reduction if necessary
- o assign binary values to the states
- obtain the binary-coded state table
- o choose the type of flip-flops
- o derive the simplified flip-flop input equations and output equations
- o draw the logic diagram



Example: Bit Sequence Detector


Word description

• We wish to design a circuit that detects three or more consecutive 1's in a string of bits coming through an input line

State diagram

Moore model

by the state





Ex.) Bit Sequence Detector

- Construct a state table
 - o by assigning binary value to each state

Present State				ext ate	Outpu	
Α	В	x	Α	В	у	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	0	0	
0	1	1	1	0	0	
1	0	0	0	0	0	
1	0	1	1	1	0	
1	1	0	0	0	1	
1	1	1	1	1	1	

Synchronous Sequential Logic

-77-

Synthesis with DF-F's

- Number of F-F's
 - o 2 D F-F's to represent 4 states
- Characteristic function

$$Q(t+1) = D_Q$$

State equation


$$A(t+1) = \sum (3,5,7) = Ax + Bx$$


$$B(t+1) = \sum (1,5,7) = Ax + B'x$$


Output equation

$$y(A,B,x) = \sum (6,7) = AB$$

Synchronous Sequential Logic








Synthesis with D F-F's

- Input equation
 - Input function is the same form as state equation

$$D_A = Ax + Bx$$

$$D_B = Ax + B'x$$

Circuit diagram



Excitation Table

- Definition of excitation table
 - Explains the requirement for state transition of the sequential circuits
 - Represents the F-F. input conditions required for the given change of state
- Why excitation table?
 - F-F. input equations can not be derived directly from the state table in case of JK and T F-F.s.
- □ [C.F.] Characteristic tables
 - Provide the value of the next state of a F-F. when the F-F. inputs and present state are known
 - Provides the information for constructing the excitation table



Excitation Table

□ Typical form of excitation table

<pre><present state="" state*next=""></present></pre>	<f-f. inputs=""></f-f.>
List of given changes of states	List of F-F. inputs required for each state transition

Excitation tables of JK F-F. and T F-F.

Q(t)	Q(t=1)	J	K	Q(t)	Q(t=1)	T
0	0	0	X	0	0	0
0	1	1	X	0	1	1
1	0	X	1	1	0	1
1	1	X	0	1	1	0

Synchronous Sequential Logic

-81-

Synthesis with JK F-F's

- □ State table and JK F-F inputs
 - o JK F-F input equations are derived from the excitation table

	ıts	Flip-Flop Inputs				Input State		esent tate	
	K _B	J _B	KA	JA	В	Α	x	В	Α
	X	0	X	0	0	0	0	0	0
	X	1	X	0	1	0	1	0	0
	1	X	X	1	0	1	0	1	0
	0	X	X	0	1	0	1	1	0
Excitation	X	0	0	X	0	1	0	0	1
table	X	1	0	X	1	1	1	0	1
+ +	0	X	0	X	1	1	0	1	1
	1	X	1	X	0	0	1	1	1

Synchronous Sequential Logic

-82-



Synthesis with JK F-F's


- □ Derive JK F-F. input equations
 - Using the extended state table

$$J_A = Bx$$


$$K_A = Bx$$


$$J_B = x$$


$$K_B = (A \oplus x)^T$$



[NOTE] <next state> is not used for deriving the F-F. input equations








	Bx 0 0	01	11	10
A 0	Х	х		1
A 1	Х	X	1	

Synthesis with JK F-F's


Circuit diagram





3-bit Binary Counter

- □ Requirement spec.
 - The counter is driven by the clock signal
 - There's no input and no output notation



Synchronous Sequential Logic

-85-

Synthesis with T F-F's

- Obtain T F-F inputs
 - o from the state diagram and T F-F excitation table

Present State		Next State			Flip-Flop Inputs			
A ₂	A ₁	Ao	A ₂	A ₁	Ao	T _{A2}	T _{A1}	T _{AO}
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

Synchronous Sequential Logic


-86-




Synthesis with T F-F's

- □ Derive F-F. input equations
 - From the extended state table and by simplifing with K-maps

$$T_{A2} = A_1 A_0$$
 $T_{A1} = A_0$ $T_{A0} = 1$



1 1




 $T_{A2} = A_1 A_0$ $T_{A1} = A_0$

 $T_{A0} = 1$

Synthesis with T F-F's

□ Logic diagram of 3-Bit Binary Counter





Discussion~~~

Synchronous Sequential Logic

-89-