#### PROBLEMS

### SECTION 3.1: LOOP AND JUMP INSTRUCTIONS

1.	In the 8051, looping action with the instruction "DJNZ Rx, rel address" is limited to iterations.			
3		4.	ne log the first LC	10
(2.)	If a conditional jump is not taken, what is the next instruction to be executed? In calculating the target address for a jump, a displacement is added to the con-			
	tents of register .	AAMSON TAL		
(4.)	The mnemonic SJMP stands for	and it	is abyte instru	ction
()	The mnemonic LJMP stands for		is a -byte instru	
	What is the advantage of using SJM		is aoyte mistre	iction.
7.	True or false. The target of a short		128 to ±127 butos	of the
/.	current PC.	jump is within -	-126 to +127 bytes	of the
0		interior Parket		
0	True or false. All 8051 jumps are sh	ort jumps.		
9.	Which of the following instructions		ort jump?	
10	(a) JZ (b) JNC (c) LJMP			
	A short jump is abyte instruction			
	True or false. All conditional jumps			
	Show code for a nested loop to perf			
	Show code for a nested loop to perf			
(14.	Find the number of times the follow	ing loop is perfo	ormed.	
	MOV R6,#200			
	BACK: MOV R5,#100			
	HERE: DJNZ R5, HERE			
	DJNZ R6, BACK			
15.	The target address of a jump backw the current PC.	ard is a maximu	m of byte	s from
16.	The target address of a jump forwar	d is a maximum	of byte	s from
	the current PC.			
SE	CTION 3.2: CALL INSTRUCTIONS	TORR BROWN		
	CHARLES NO.			
17	LCALL is abyte instruction.			
	ACALL is abyte instruction.			
	The ACALL target address is limite	d to hytes	from the present Po	~
	The LCALL target address is limited			
	When LCALL is executed, how man			J.
	When ACALL is executed, how ma			
				qual in
25.	Why do the PUSH and POP instruction number?	cuons in a subro	dutine need to be e	qual III
24		the DOD instruct	right if the east	
50	Describe the action associated with	the POP instruct	ion.	
53)	Show the stack for the following co	de.		
	000B 120300 LC			
	000E 80F0 S3	MP BACK	; keep doing	tnis
	0010			
	0010 0010 ;————this is			

0300 ORG 300H
0300 DELAY:
0300 7DFF MOV R5,#0FFH ;R5=255
0302 DDFE AGAIN: DJNZ R5,AGAIN ;stay here
0304 22 RET ;return

26. Reassemble Example 3-10 at ORG 200 (instead of ORG 0) and show the stack frame for the first LCALL instruction.

#### SECTION 3.3: TIME DELAY FOR VARIOUS 8051 CHIPS

- 27. Find the system frequency if the machine cycle =  $1.2 \mu s$ .
- 28. Find the machine cycle if the crystal frequency is 18 MHz.
- 29. Find the machine cycle if the crystal frequency is 12 MHz.
- 30. Find the machine cycle if the crystal frequency is 25 MHz.
- 31. True or false. LJMP and SJMP instructions take the same amount of time to execute even though one is a 3-byte instruction and the other is a 2-byte instruction.
- 32. Find the time delay for the delay subroutine shown to the right, if the system has an 8051 with frequency of 11.0592 MHz.

MOV	R3,#150
NOP	
NOP	
NOP	
DJNZ	R3, HERE
RET	
	NOP NOP NOP DJNZ

33. Find the time delay for the delay subroutine shown to the right, if the system has an 8051 with frequency of 16 MHz.

DELAY:	MOV	R3,#200	MBAG
HERE:	NOP	19 62260	
	NOP		
	NOP		
	DJNZ	R3, HERE	
	RET		

34. Find the time delay for the delay subroutine shown to the right, if the system has an 8051 with frequency of 11.0592 MHz.

DELAY:	MOV	R5,#100	
BACK:	MOV	R2,#200	
AGAIN:	MOV	R3, #250	
HERE:	NOP		
- 700	NOP		
	DJNZ	R3, HERE	
no bonnerel	DJNZ	R2, AGAIN	
	DJNZ	R5, BACK	
377 (63) (781)	RET		

35) Find the time delay for the delay subroutine shown to the right, if the system has an 8051 with frequency of 16 MHz.

			_
DELAY:	MOV	R2,#150	ES
AGAIN:	MOV	R3, #250	
HERE:	NOP		
	NOP		
Shoot Sun	NOP		
IDADE	DJNZ	R3, HERE	
S SHIP	DJNZ	R2, AGAIN	
	RET		

#### SECTION 4.1: 8051 I/O PROGRAMMING

- 1. The 8051 DIP package is a \_\_\_\_-pin package.
- 2. Which pins are assigned to V<sub>CC</sub> and GND?
- 3. In the 8051, how many pins are designated as I/O port pins?
- 4. How many pins are designated as P0 and which number are they in the DIP package?
- 5. How many pins are designated as P1 and which number are they in the DIP package?
- 6. How many pins are designated as P2 and which number are they in the DIP package?
- 7. How many pins are designated as P3 and which number are they in the DIP package?
- (input, output).
- 9. In the 8051, which port needs a pull-up resistor in order to be used as I/O?
- 10. Which port of the 8051 does not have any alternate function and can be used solely for I/O?
- Write a program to get 8-bit data from P1 and send it to ports P0, P2, and P3.
- 12. Write a program to get 8-bit data from P2 and send it to ports P0 and P1.
- 13. In P3, which pins are for RxD and TxD?
- At what memory location does the 8051 wake up upon RESET? What is the implication of that?
- (15) Write a program to toggle all the bits of P1 and P2 continuously (a) using AAH and 55H (b) using the CPL instruction.

#### SECTION 4.2: I/O BIT MANIPULATION PROGRAMMING

- 16. Which ports of the 8051 are bit-addressable?
- 17. What is the advantage of bit-addressability for 8051 ports?
- 18. When P1 is accessed as a single-bit port, it is designated as \_\_\_\_\_
- 19. Is the instruction "CPL P1" a valid instruction?
- Write a program to toggle P1.2 and P1.5 continuously without disturbing the rest of the bits.
- 21. Write a program to toggle P1.3, P1.7, and P2.5 continuously without disturbing the rest of the bits.
- 22) Write a program to monitor bit P1.3. When it is high, send 55H to P2.
- 23. Write a program to monitor the P2.7 bit. When it is low, send 55H and AAH to P0 continuously.
- 24. Write a program to monitor the P2.0 bit. When it is high, send 99H to P1. If it is low, send 66H to P1.
- 25. Write a program to monitor the P1.5 bit. When it is high, make a low-to-high-to-low pulse on P1.3.
- (26). Write a program to get the status of P1.3 and put it on P1.4.
- 27. The P1.4 refers to which bit of P1?
- 28. Write a program to get the status of P1.7 and P1.6 and put them on P1.0 and P1.7, respectively.

#### **Review Questions**

- 1. True or false. The 8052 is an upgraded version of the 8051.
- 2. True or false. The 8052 has a total of 256 bytes of on-chip RAM in addition to the SFRs.
- 3. True or false. The extra 128 bytes of RAM in the 8052 is physically the same RAM as the SFR.
- 4. Give the address for the upper RAM of the 8052.
- 5. Show how to put value 99H into RAM location F6H of upper RAM in the 8052.

#### SUMMARY

This chapter described the five addressing modes of the 8051. Immediate addressing mode uses a constant for the source operand. Register addressing mode involves the use of registers to hold data to be manipulated. Direct or register indirect addressing modes can be used to access data stored in either RAM or registers of the 8051. Direct addressing mode is also used to manipulate the stack. Register indirect addressing mode uses a register as a pointer to the data. The advantage of this is that it makes addressing dynamic rather than static. Indexed addressing mode is widely used in accessing data elements of look-up table entries located in the program ROM space of the 8051.

A group of registers called the SFR (special function registers) can be accessed by their names or their addresses. We also discussed the bit-addressable ports, registers, and RAM locations and showed how to use single-bit instructions to access them directly.

#### PROBLEMS

SECTIONS 5.1 AND 5.2 IMMEDIATE AND REGISTER ADDRESSING MODES / ACCESSING MEMORY USING VARIOUS ADDRESSING MODES

Which of the following are invalid uses of immediate addressing mode?
(a) MOV A,#24H (b) MOV R1,30H (c) MOV R4,#60H
(2.) Identify the addressing mode for each of the following.
(a) MOV B,#34H (b) MOV A,50H (c) MOV R2,07
(d) MOV R3,#0 (e) MOV R7,0 (f) MOV R6,#7FH
(g) MOV R0,A (h) MOV B,A (i) MOV A,@R0
(j) MOV R7,A (k) MOV A,@R1 angless one assembles and tentile
(3. Indicate the address assigned to each of the following.
(a) R0 of bank 0 (b) ACC (c) R7 of bank 0
(d) R3 of bank 2 (e) B (f) R7 of bank 3
(g) R4 of bank 1 (h) DPL (i) R6 of bank 1
(j) R0 of bank 3 (k) DPH (l) P0
4. Which register bank shares space with the stack?
In accessing the stack, we must use addressing mode.

6. What does the following instruction do? "MOV A, OFOH" 7. What does the following instruction do? "MOV A, 1FH" (8.) Write code to push R0, R1, and R3 of bank 0 onto the stack and pop them back into R5, R6, and R7 of bank 3. 9. Which registers are allowed to be used for register indirect addressing mode when accessing data in RAM? (10) Write a program to copy FFH into RAM locations 50H to 6FH. 11. Write a program to copy 10 bytes of data starting at ROM address 400H to RAM locations starting at 30H. 12. Write a program to find y where  $y = x^2 + 2x + 5$ , and x is between 0 and 9. 13. Write a program to add the following data and store the result in RAM location 30H. 200H ORG 06,09,02,05,07 DB MYDATA: SECTION 5.3: BIT ADDRESSES FOR I/O AND RAM 14. "SETB A" is a(n) \_\_\_\_\_ (valid, invalid) instruction. 15. "CLR A" is a(n) \_\_\_\_\_ (valid, invalid) instruction. 16. "CPL A" is a(n) \_\_\_\_\_ (valid, invalid) instruction. 17. Which I/O ports of P0, P1, P2, and P3 are bit-addressable? 18. Which registers of the 8051 are bit-addressable? (19) Which of the following instructions are valid? If valid, indicate which bit is altered. (a) SETB P1 (b) SETB P2.3 (c) CLR ACC.5 (d) CLR 90H (e) SETB B.4 (f) CLR 80H (g) CLR PSW.3 (h) CLR 87H 20.) Write a program to generate a square wave with 75% duty cycle on bit P1.5. 21. Write a program to generate a square wave with 80% duty cycle on bit P2.7. 22. Write a program to monitor P1.4. When it goes high, the program will generate a sound (square wave of 50% duty cycle) on pin P2.7. 23) Write a program to monitor P2.1. When it goes low, the program will send the value 55H to P0. 24. What bit addresses are assigned to P0? 25. What bit addresses are assigned to P1? 26. What bit addresses are assigned to P2? 27. What bit addresses are assigned to P3? 28. What bit addresses are assigned to the PCON register? 29. What bit addresses are assigned to the TCON register? 30. What bit addresses are assigned to register A? 31. What bit addresses are assigned to register B? 32. What bit addresses are assigned to register PSW? 33. The following are bit addresses. Indicate where each one belongs. (b) 87H (c) 88H (d) 8DH (e) 93H (f) A5H (a) 85H (g) A7H (h) B3H (i) D4H (j) D7H (k) F3H 34. Write a program to save registers A and B on R3 and R5 of bank 2, respec-

tively.

- 35. Give another instruction for "CLR C". a sale sound SPIZ and SPIX and all the
- 36. In Problem 19, assemble each instruction and state if there is any difference between them.
- 37. Show how you would check whether the OV flag is low.
- 38. Show how you would check whether the CY flag is high.
- 39. Show how you would check whether the P flag is high.
- 40. Show how you would check whether the AC flag is high.
- 41. Give the bit addresses assigned to the flag bit of CY, P, AC, and OV.
- 42. Of the 128 bytes of RAM locations in the 8051, how many of them are also assigned a bit address as well? Indicate which bytes those are.
- 43. Indicate the bit addresses assigned to RAM locations 20H to 2FH.
- 44. The byte addresses assigned to the 128 bytes of RAM are \_\_\_\_\_ to \_\_\_\_
- 45. The byte addresses assigned to the SFR are \_\_\_\_\_ to \_\_\_\_.
- 46. Indicate the bit addresses assigned to both of the following. Is there a gap between them?
  - (a) RAM locations 20H to 2FH (b) SFR
- 47. The following are bit addresses. Indicate where each one belongs.
  - (a) 05H (b) 47H (c) 18H (d) 2DH (e) 53H (f) 15H
  - (g) 67H (h) 55H (i) 14H (j) 37H (k) 7FH

    8 True or false. The bit addresses of less than 80H are assign
  - 48. True or false. The bit addresses of less than 80H are assigned to RAM locations 20 2FH.
- 49. True or false. The bit addresses of 80H and beyond are assigned to SFR (special function registers).
- 50. Write instructions to save the CY flag bit in bit location 4.
- (51.) Write instructions to save the AC flag bit in bit location 16H.
- 52. Write instructions to save the P flag bit in bit location 12H.
- 53. Write instructions to see whether the D0 and D1 bits of register A are high. If so, divide register A by 4.
- 54. Write a program to see whether the D7 bit of register A is high. If so, send a message to the LCD stating that ACC has a negative number.
- 55. Write a program to see whether the D7 bit of register B is low. If so, send a message to the LCD stating that register B has a positive number.
- 56. Write a program to set high all the bits of RAM locations 20H to 2FH using the following methods:
  - (a) byte addresses
- (b) bit addresses
- 57. Write a program to see whether the accumulator is divisible by 8.
- 58) Write a program to find the number of zeros in register R2.

#### SECTION 5.4: EXTRA 128-BYTE ON-CHIP RAM IN 8052

- 59. What is the total number of bytes of RAM in the 8052 including the SFR registers? Contrast that with the 8051.
- (60) What addressing mode is used to access the SFR?
- 61. What addressing mode is used to access the upper 128 bytes of RAM in the 8052?
  - 62. Give the address range of the lower and the upper 128 bytes of RAM in the 8052.

- 63. In the 8052, the SFR shares the address space with the \_\_\_\_
- 64. In Question 63, discuss if they are physically the same memory.
- 65. Explain what is the difference between these two instructions. (a) MOV 80H, #99H (b) MOV @RO, #99H if RO=80H

  - 66. Which registers can be used to access the upper 128 bytes of RAM in the
  - 67. Write a program to put 55H into RAM locations C0 CFH of upper memory.
  - 68. Write a program to copy the contents of lower RAM locations 60 6FH to uppper RAM locations D0 - DFH. when a resulted THEW as a resulted ind a boundary

# ANSWERS TO REVIEW QUESTIONS

# SECTION 5.1: IMMEDIATE AND REGISTER ADDRESSING MODES NO MOV R3,#10000000B data starty establish as accombinate of the MOV R3,#10000000B

- Source and destination registers' sizes do not match. 3.
- 4.

### SECTION 5.2: ACCESSING MEMORY USING VARIOUS ADDRESSING MODES 5. 1. Direct; because there is no "#" sign

- 2.
- 12H 3.
- E0H 4.
- R0 and R1

### SECTION 5.3: BIT ADDRESSES FOR I/O AND RAM

- 2. False all manifes A sales and his act of sections in

- 5. 16 bytes are bit-addressable; they are from byte location 20H to 2FH. NB ACC.0 MOS anothered MAX to git the figure for of managing a pinty
- 7. For (a), (b), and (c) use Figure 5-1. (a) RAM byte 22H, bit D4 (b) RAM byte 24H, bit D0
  (c) RAM byte 22H, bit D2
  (d) SETB P1.5
  (e) SETB ACC.6

HAPTER 5: 8051 ADDRESSING MODES

- 8. RAM bytes 00 20H, special function registers.
- 9. True
- 10. True

## SECTION 5.4: EXTRA 128-BYTE ON-CHIP RAM IN 8052

- 2. True
- 3. False
- 4. 80 FFH
- MOV RO,#0F6H 5. MOV A,#99H MOV @RO,A