Microprocessor

Yongjun Park
Hanyang University

About Me

- Park, Yongjun ≠ 박영준
 - I don't blame my father....
- Working on System SW (OS/Compilers) and Computer Architectures
 - Research Plan
 - Platforms (Compilers/Computer architecture/System SW)
 - Machine learning
 - Big data processing
 - Internet of Things
 - Future mobile system
 - Data center
 - HW/SW co-design (Computer Architecture & Compilers)
 - Program optimization and hardware modification for high performance/low power
- Intel Corporation @ Silicon Valley
 - HW/SW co-design research for future intel processors
 - Android phone with Intel processors!!!!
- Before this Grad student at University of Michigan, Ann Arbor
- If anyone is interested in research on computers & compilers, or working @ silicon valley, p
 lease let me know.



Syllabus

1.Class description

We will study on the architecture and programming of the microprocessor (both 8051 and AVR).

2.Class structure

Lecture (usually @Thursday) + HW + Practice (usually @Monday)

3.Grades

a. Midterm: 30% b. Final: 40% c. Practice & HW: 25% d. Attendance: 5%

4. Grade distribution

Evaluation based on university rules

5. TA for practice classes

Kyujin Kim (김규진) (Don't bother him too much!)

6.Class material

Title	Author	Publisher	Year
The 8051 Microcontroller and Embedded Systems Using Assembly and C: 2nd Ed	Muhammad Ali Mazidi	McGraw Hill	

• Etc.

- Email: yongjunpark@hanyang.ac.kr
- Office hour: Mon 5:00~5:30pm, Thurs 5:00~5:30pm @ my office (IT/BT 403-2, phone: 02-2220-2401)

Class Structure

1. Lecture Class (@Thursday)

- 1. Lecture video + online-live short review class(for last week)
- 2. Example
 - 1. 9/10: Recorded lecture 1
 - 2.9/17: Recorded lecture 2 + online-live review section for lecture 1

2. Lab Class (@Monday).

- 1. Lecture video + Assignment
- 2. Assignment due is one week after the lab class
- 3. Lecture video will include contents explanation and demo.

Lab Class Schedule

		Lab Class Schedule					
Week	Date	Subject	Assignment	Discussion ^C	Class Mate rial		
1	9-7	AVR-Atmega128 background description	х		PPT		
2	9-14	AVR Studio setting	0		PPT		
3	9-21	LED control	0		PPT		
4	9-28	Static & Dynamic FND (7-segment)	0		PPT		
5	10-5	Port Input Part 1 (switch/button/decoder)	0		PPT		
6	10-12	Summary					
7	10-19	QnA					
8	10-26	Midterm					
9	11-2	Port Input Part 1 (keypad)	0		PPT		
10	11-9	texting on LCD	0		PPT		
11	11-16	Timer/Counter Part 1	0		PPT		
12	11-23	Interrupt	0		PPT		
13	11-30	Timer/Counter Overflow Interrupt	0		PPT		
14	12-7	Summary					
15	12-14	QnA					
16	12-21	Final					

One More Thing...

- 1. No solicitation about grades.
 - 1. Score check is ok.

