

Combinational Logic

2019. 4. 8.

K-S. Sohn

Boolean algebra and logic gates

-2-




Introduction

- ❑ Logic circuits for digital systems may be combinational or sequential.
- ❑ A combinational circuit consists of logic gates whose outputs at any time are determined from only the present combination of inputs.


Boolean algebra and logic gates

-3-



Definition of Combinational Circuit

- ❑ Block diagram



- ❑ Inputs

- 2^n possible combinations of input values

- ❑ Outputs


OUTPUTs are determined from the
PRESENT COMBINATION of INPUTs

- ❑ Examples

- Adders, subtractor, comparator, multiplier, decoder, encoder, multiplexer, etc.


Boolean algebra and logic gates

-4-



Difference from S.C.

- ❑ Definition of sequential circuit (S.C.)
 - Outputs depends not only on the present input values but also on the past input values
- ❑ Essential components for S.C.
 - Memory, register, feedback
- ❑ Block diagram of S.C.




Boolean algebra and logic gates

-5-



Knowledge of Digital System

- ❑ Knowledge map in a digital system




Boolean algebra and logic gates

-6-



Analysis of A Combinational Logic

- ❑ Analysis model



Boolean algebra and logic gates

-7-




Analysis Steps

- ❑ Checking if it is a COMBINATIONAL CIRCUIT
 - No feedback paths
 - No memory or register elements
- ❑ Obtaining Boolean functions and truth table
 - Labeling, Boolean function at each gate level, ...
- ❑ Investigating the function of the circuit using:
 - Boolean function
 - Truth table

Boolean algebra and logic gates

-8-





Obtaining Boolean Function

- ❑ Step-1. Labeling
 - all (inputs and outputs of the given circuit and) gate outputs
- ❑ Step-2. Boolean functions of gate outputs of the 1st stage
 - Boolean functions of input variables
- ❑ Step-3. Boolean functions of intermediate gate outputs
 - Function of input variables and the outputs from the previous stage
- ❑ Step-4. Repeat Step-3.
 - Until all output variables are determined.
- ❑ Step-5. Substitution of Boolean functions
 - Obtain Boolean functions of output variables in terms of input variables




Obtaining Boolean Function

- ❑ Given combinational circuit



Obtaining Boolean Function

- ❑ F_1 and F_2
 - Step-1. Labeling
 - input variables : A,B,C
 - circuit outputs : F_1, F_2
 - gate outputs : T_1, T_2, T_3
 - Step-2. Boolean function of gate outputs of the 1st stage
 - $T_1 = ABC$
 - $T_2 = A+B+C$
 - $F_2 = AB + AC + BC$
 - Step-3,4. Boolean function of gate outputs of intermediate stages
 - $T_3 = F_2' T_2$
 - $F_1 = T_3 + T_1$
 - Step-5.
 - $F_1 = F_2' + T_2 + T_1 = (AB+AC+BC)'(A+B+C) + ABC$
 $= A'BC' + A'B'C + AB'C' + ABC$
 - $F_2 = AB + AC + BC$



Obtaining Truth Table

- ❑ Obtaining the truth table from the combinational circuit
 - Step-1. Determine the number of input variables
 - Step-2. Label the outputs of selected gates
 - Step-3. Obtain the truth table for the outputs that are a function of input variables only
 - Step-4. Proceed to obtain the truth table for the outputs that are a function of the previously defined values

Obtaining Truth Table

			step-2					
A	B	C	F_2	F_2'	T_1	T_2	T_3	F_1
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1

step-1
Boolean algebra and logic gates


step-3

step-4

-13-

Obtaining Boolean Function (P.E.)

- Find the Boolean expressions for F_1 and F_2




Boolean algebra and logic gates

-14-

Design Procedure of Combinational Circuits

- Overview



Boolean algebra and logic gates

-15-

Design Steps

- Step-1. Determine the number of input and output variables
 - the input and output variable are assigned symbols(or labels)
- Step-2. Derive the truth table
- Step-3. Obtain the Boolean functions
 - Simplification with algebraic manipulation, K-Map,...
- Step-4. Draw the logic circuit diagram
 - verify the correctness

Boolean algebra and logic gates

-16-



Design Methods

□ Truth table

n-input variables	outputs
<p>2^n binary numbers obtained from the combinations of inputs</p>	<p>Determined by the stated specifications and described as the canonical formed function of inputs</p>



Design Methods

□ Functional description

- Boolean function
- truth table
- HDL
- logic diagram

□ Logic minimization objectives


- number of gates
- number of inputs to a gate
- propagation delay
- number of interconnection
- limitations of the driving capabilities



Code Converter

□ Needs of code converter

- Representing the same information with different codes at different digital systems (e.g., BCD, Excess-3, 2421, 84-2-1)
- Code conversion between systems that use different codes for compatibility and information exchange.



Design BCD to Excess-3 Code Converter

□ Step-1. Determination of input and output variables

- Input variables : BCD code bits (A,B,C,D)
- Output variables : Excess-3 code bits (w,x,y,z)

□ Step-2. Obtaining truth table


- Mapping BCD code values to Excess-3 code values
- 6 don't care combinations

□ Step-3. Obtaining Boolean functions

- K-map simplification for each output functions

□ Step-4. Drawing logic circuit diagram

- Manipulating Boolean functions for the purpose of using common gates for more than 2 outputs




Design BCD to Excess-3 Code Converter

- Truth table specifying the objectives of the code converter

Input BCD				Output Excess-3 Code				Decimal
A	B	C	D	w	x	y	z	
0	0	0	0	0	0	1	1	0
0	0	0	1	0	1	0	0	1
0	0	1	0	0	1	0	1	2
0	0	1	1	0	1	1	0	3
0	1	0	0	0	1	1	1	4
0	1	0	1	1	0	0	0	5
0	1	1	0	1	0	0	1	6
0	1	1	1	1	0	1	0	7
1	0	0	0	1	0	1	1	8
1	0	0	1	1	1	0	0	9

Boolean algebra and logic gates

-21-




Remind

- Ch.01 binary codes for decimal digits

Decimal Digit	BCD 8421	2421	Excess-3	8, 4, -2, -1
0	0000	0000	0011	0000
1	0001	0001	0100	0111
2	0010	0010	0101	0110
3	0011	0011	0110	0101
4	0100	0100	0111	0100
5	0101	1011	1000	1011
6	0110	1100	1001	1010
7	0111	1101	1010	1001
8	1000	1110	1011	1000
9	1001	1111	1100	1111
	1010	0101	0000	0001
Unused bit	1011	0110	0001	0010
combinations	1100	0111	0010	0011
	1101	1000	1101	1100
	1110	1001	1110	1101
	1111	1010	1111	1110


Boolean algebra and logic gates

-22-



Design BCD to Excess-3 Code Converter

- Maps for BCD-to-excess-3 code converter



-23-



Design BCD to Excess-3 Code Converter

- The simplified functions (standard form, 2-level circuit)
 - $z = D'$
 - $y = CD + C'D'$
 - $x = B'C + B'D + BC'D'$
 - $w = A + BC + BD$
- Another implementation (multilevel circuit)
 - $z = D'$
 - $y = CD + C'D' = CD + (C+D)'$
 - $x = B'C + B'D + BC'D' = B'(C+D) + B(C+D)'$
 - $w = A + BC + BD$


Boolean algebra and logic gates

-24-



Design BCD to Excess-3 Code Converter

- Logic diagram for BCD-to-excess-3 code converter



Boolean algebra and logic gates

-25-




Binary Adder

- Addition of 1 bit numbers
 - $0+0=0$, $0+1=1$, $1+0=1$, $1+1=10 \Rightarrow 1+1=0$ with a carry
- Half adder
 - Addition of only 2 significant bits
- Full adder
 - Addition of 2 significant bits and a carry
- Addition of multi-bit numbers
 - Add bits of the same order
 - Carry is added to addition of the next higher order bits

Boolean algebra and logic gates


-26-



Binary Adder

- Bit addition examples

Carry
Augend
Addend
Sum



$(1)_2 + (1)_2$



$(3)_2 + (3)_2$

Boolean algebra and logic gates


-27-



Design of Half Adder

- Requirement analysis

Carry (C)
Augend (x)
Addend (y)
Sum (S)



$(1)_2 + (1)_2$

- two input variable: x, y
- two output variables: C, S
- truth table \Rightarrow

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Boolean algebra and logic gates


-28-

Design of Half Adder

Boolean function of outputs

- $S = x'y + xy' = x \oplus y$
- $C = xy$

Logic diagrams



Boolean algebra and logic gates

-29-

Design of Half Adder

for implementation flexibility

- $S = (x+y)(x'+y')$
- $S' = xy + x'y'$
- $S = (xy + x'y')' = (C + x'y')'$
- $C = xy = (x' + y')'$

Boolean algebra and logic gates

-30-

Design of Full Adder

Requirements

Carry(z, C)
Augend(x)
Addend(y)

Sum(S)

$(1)_2 + (1)_2$
with
a carry in

x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


- three input variables:
 x, y , and z (carry)
- two outputs: C, S
- truth table \Rightarrow

Boolean algebra and logic gates

-31-

Design of Full Adder

K-map




Boolean functions

- $S = x'y'z + x'yz' + xy'z' + xyz$
- $C = xy + xz + yz$


Boolean algebra and logic gates

-32-



Design of Full Adder


2-level implementation (sum-of-product form)



Design of Full Adder



Modifying Boolean function

$$\begin{aligned}
 S &= xy'z' + x'yz' + xyz + x'y'z \\
 &= z'(x'y + xy') + z(x'y + xy')' \\
 &= z'(x \oplus y) + z(x \oplus y)' \\
 &= z \oplus (x \oplus y) \\
 C &= xy + xz + yz \\
 &= xy + (y + y')xz + (x + x')yz = xy + x'yz + xy'z \\
 &= z(x \oplus y) + xy
 \end{aligned}$$



Design of Full Adder


Implementation with two half adders and an OR gates




Binary Adder

Example: 4-bit adder

connection of 4 full adders



or connection of 3 full adders and a half adder



Design of n-Bit Binary Adder

Example: 4-bit adder

- Calculate $11 + 3$

Subscript i :	3	2	1	0	
Input carry	0	1	1	0	C_i
Augend	1	0	1	1	A_i
Addend	0	0	1	1	B_i
Sum	1	1	1	0	S_i
Output carry	0	0	1	1	C_{i+1}





Carry Propagation Problems

Carry propagation delay in the binary adder

- The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders

Number of gate levels for the carry propagation


- # of gate levels for each bit = 2 gate-levels
- n-bits binary adder $\Rightarrow 2n$ gate-levels




Carry Propagation Problem

Carry propagation in 4-bit adder

- when the correct outputs are available
- the critical path counts (the worst case)
- $(A_0, B_0, C_0) > C_1 > C_2 > C_3 > (C_4, S_3)$
- > 8 gate levels



Propagation in an Full Adder




Boolean expression

- The 1st H.A. stage $P_i = A_i \oplus B_i$, $G_i = A_i B_i$
- The 2nd H.A. stage $S_i = P_i \oplus C_i$, $C_{i+1} = G_i + P_i C_i$

Characteristics of intermediate outputs

- G_i carry generate - produces a carry of 1 when both A_i and B_i are 1.
- P_i carry propagate - controls the propagation of the carry from C_i to C_{i+1}



Analysis on 4-bit Binary Adder

Boolean functions for each carry


C_0 = input carry

$$C_1 = G_0 + P_0C_0$$


$$C_2 = G_1 + P_1C_1 = G_1 + P_1(G_0 + P_0C_0) = G_1 + P_1G_0 + P_1P_0C_0$$

$$C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$$


- augend : A0, A1, A2, A3
- addend : B0, B1, B2, B3
- initial carry : C0
- \Rightarrow Each carry can be obtained independently of the carries from the previous digits \Rightarrow carry lookahead



Carry Lookahead Generator



Binary Adder with Carry Lookahead



Constant 2 gate-level delay regardless to the number of bits of augend and addend



Binary Subtractor

Requirements

- minuend + subtrahend(2's complement)


1's complement by a XOR gate

- 1 $y = y' \rightarrow$ inverter
- 0 $y = y \rightarrow$ buffer

2's complement = 1's complement + 1

Subtraction

- 1's complement by XOR gates (M=1) and plus by a input carry



Overflow

Why overflow?

- The storage is limited
- Limit of the ability to represent the number in digital computer. \Rightarrow Limit of the number of digits (in terms of bits).

What overflow?

- The result of calculation is the number of $(n+1)$ -bits while the computer has only n -bit registers to hold the number.

When overflow?


- Positive number + positive number \Rightarrow negative number
- Negative number + negative number \Rightarrow positive number



Overflow

How to detect the overflow?

- The carry into the sign bit position and the carry out of the sign bit position are different. \Rightarrow Overflow condition



Overflow


Example

- Positive + positive \Rightarrow Inversed sign bit by the carry from the MSB

carries:	0 1
+70	0 1000110
+80	0 1010000
<u>+150</u>	<u>1 0010110</u>


- Negative + negative \Rightarrow Inversed sign bit by absence of carry from the MSB

carries:	1 0
-70	1 0111010
-80	1 0110000
<u>-150</u>	<u>0 1101010</u>



4-Bit Adder-Subtractor

- $M=1 \Rightarrow$ subtractor($A+B'+1$), $M=0 \Rightarrow$ adder($A+B$)




Decimal Adder

- ❑ Error between real life and binary world
 - $1/10 = 0.1$
 - 0.099999 due to conversion from binary to decimal
 - Will you accept \$0.09999 or \$0.1 (i.e., 10 cents)?
- ❑ Many calculator (HW) or money dealing SW use decimal numbers in binary coded form


1-Digit BCD Adder

- ❑ One BCD digit + one BCD digit
 - 9 bit inputs: two BCD digits and one carry-in
 - each input BCD digit ≤ 9
 - 5 bit outputs: one BCD digit and one carry-out
 - output BCD digit $\leq 19 = 9 + 9 + 1$
- ❑ One digit BCD adder



BCD Adder Based on Binary Adder


- ❑ Implement with 4bit binary adders
 - Single layered binary adder




- Check the binary (not BCD) sum output >>

Binary Sum					
K	Z ₈	Z ₄	Z ₂	Z ₁	
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	0
0	0	0	1	1	1
0	0	1	0	0	0
0	0	1	0	1	1
0	0	1	1	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	0	1	1
0	1	0	1	0	0
0	1	0	1	1	1
0	1	1	0	0	0
0	1	1	0	1	1
0	1	1	1	0	0
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	0	1	1
1	0	0	1	0	0
1	0	0	1	1	1

Binary sum to BCD sum





Binary vs. BCD

Binary Sum					BCD Sum					Decimal
K	Z ₈	Z ₄	Z ₂	Z ₁	C	S ₈	S ₄	S ₂	S ₁	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

Boolean algebra and logic gates

-53-



Binary vs. BCD

Conceptually

- 0 ~ 9: <binary sum> = <BCD sum>
- 10 ~ 19: <binary sum> + 6 = <BCD sum> with a carry-out


How to detect that the <binary sum> exceeds 9

Look at the truth table


- IF $K == 1$ OR $Z_8 == 1$ AND $(Z_4 == 1$ OR $Z_2 == 1)$ THEN $C = 1$
- That is, $C = K + Z_8Z_4 + Z_8Z_2$
- IF $C == 1$ THEN <BCD sum> = <binary sum> + 6

Boolean algebra and logic gates

-54-



1-Digit BCD Adder(Impl'ted)



Boolean algebra and logic gates

-55-



Binary Multiplier

Human's binary multiplication

- Simple case of 2-bit multiplying: $C = B \times A$


$$\begin{array}{r}
 \begin{array}{cc} B_1 & B_0 \\ A_1 & A_0 \\ \hline A_0B_1 & A_0B_0 \\ A_1B_1 & A_1B_0 \\ \hline C_3 & C_2 & C_1 & C_0 \end{array}
 \end{array}$$

Boolean algebra and logic gates

-56-

Binary Multiplier


- Mimicing with digital logic



Boolean algebra and logic gates

-57-

4-bit by 3-bit Binary Multiplier



Boolean algebra and logic gates

-58-

K-bit by J-bit Binary Multiplier

- K-bit multiplicand × J-bit multiplier
 - J*K AND gates
 - (J-1) K-bit adders
 - (J+K)-bit product
- In the example of K=4, J=3
 - 12 AND gates
 - Two 4-bit adders
 - 7-bit product

Boolean algebra and logic gates


-59-

Magnitude Comparator

- The comparison of two numbers
 - outputs: A>B, A=B, A<B
- Design Approaches
 - the truth table
 - 2^{2n} entries - too cumbersome for large n
 - use inherent regularity of the problem
 - reduce design efforts
 - reduce human errors

Boolean algebra and logic gates

-60-



Magnitude Comparator

Algorithm

```

for (i=n-1; i>=0; i--) {
    if ( a[i] == b[i] ) {
        AeqB[i] = 1; // equal significant bit list
    }
    elseif ( a[i] == 1 ) { // a[i] ≠ b[i], a[i] ==1, b[i]==0
        AgtB = 1; AeqB[i] = 0; break;
    }
    else // a[i] ≠ b[i], a[i] ==1, b[i]==0
        AgtB = 0; AeqB[i] = 0; break;
}
// we can know the break even point by checking
// AeqB[] and AgtB

```



Magnitude Comparator

Comparing 2 n-bit binary numbers : A, B

○ $A=(A_0, A_1, \dots, A_{n-1}), B=(B_0, B_1, \dots, B_{n-1})$


Bit-by-bit comparison

○ Input binary numbers (n-bits): A, B

○ Equality ($A=B$) : $A_i=B_i$ for $i=0, 1, \dots, n-1$

○ Inequality

- Compare bits from MSB bit position
- Compare until two bits are not equal
- If $A_i \neq B_i, A_i=1$, and $B_i=0$ then $A>B$, where $i=0, 1, \dots, n-1$
- if $A_i \neq B_i, A_i=0, B_i=1$ then $A<B$, where $i=0, 1, \dots, n-1$



4-bit Magnitude Comparator

Algorithm to logic

○ $A = A_3A_2A_1A_0 ; B = B_3B_2B_1B_0$

○ $A=B$ if $A_3=B_3, A_2=B_2, A_1=B_1$ and $A_0=B_0$

○ equality: $x_i = A_iB_i + A_i'B_i'$, for $i = 0, 1, 2, 3$


○ $(A=B) = x_3x_2x_1x_0$

○ $(A>B) = A_3B_3' + x_3A_2B_2' + x_3x_2A_1B_1' + x_3x_2x_1A_0B_0'$


○ $(A<B) = A_3'B_3 + x_3A_2'B_2 + x_3x_2A_1'B_1 + x_3x_2x_1A_0'B_0$

Implementation

○ $x_i = (A_iB_i' + A_i'B_i)$




4-bit Magnitude Comparator



Decoders

Definition

- Converts a given input code to a unique output line's assertion
- Value of n input lines \Rightarrow One of 2^n output lines
- Each output represents one of 2^n minterms



Use of decoders

- Switch, demultiplexer
- Implementation of Boolean functions: $F = \sum_i(m_i)$


3-to-8 Line Decoder

Truth table

Inputs			Outputs							
x	y	z	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


3-to-8 Line Decoder

Implementation




2-to-4 Decoder NAND Implementation

Decoding minterms in complement form




E	A	B	D_0	D_1	D_2	D_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0



Demultiplexer from Decoder

Definition

- Distribute information from a single line to one of 2^n possible output lines



Decoder with enable (E) \Rightarrow Demultiplexer



- Input lines \Rightarrow Selection lines
- Enable line \Rightarrow Input information line



Demultiplexer


1 \times 4 DeMux

- a decoder with selection lines and a data line



Decoder Expansion


Construct 4 \times 16 decoder with two 3 \times 8 decoders



Decoder Expansion

P.E.

- Verification with a smaller case






Combinational Logic Implementation

Sum of minterm

- use a decoder and an external OR gate to implement any Boolean function of n -input variables

Ex. full-adder

- $S(x,y,z) = \sum(1,2,4,7)$
- $C(x,y,z) = \sum(3,5,6,7)$



Combinational Logic Implementation

Two possible approaches using decoder

- OR(minterms of F): k inputs
- NOR(minterms of F'): $2^n - k$ inputs

In general,

- it is not a practical implementation



Encoders

Definition

- 2^n input lines and n output lines
- The inverse function of a decoder

Example : Octal-to-binary encoder

Inputs								Outputs		
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1



Encoders

Octal-to-binary encoder

- Output Boolean functions

$$z = D_1 + D_3 + D_5 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$x = D_4 + D_5 + D_6 + D_7$$

Ambiguity in the encoder

- Multiple active inputs
 - Ex.: If D_3 and D_6 are active simultaneously, output is 111
 - Solution: establish priority among inputs
- Multiple identical outputs
 - All inputs are 0 \Rightarrow All outputs are 0
 - Solution: all-zero-indicator

Priority Encoder

Requirements

- resolve the ambiguity of illegal inputs
- only one of the input is encoded

Design

- Priority (H to L): D_3, D_2, D_1, D_0


Inputs				Outputs		
D_0	D_1	D_2	D_3	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

Boolean algebra and logic gates

-77-

Priority Encoder

The maps for x and y (how to get these?)



Boolean algebra and logic gates

-78-

Priority Encoder


Boolean expressions

$$x = D_2 + D_3$$

$$y = D_3 + D_1 D'_2$$

Implementation

$$V = D_1 + D_2 + D_3 + D_4$$




Boolean algebra and logic gates

-79-


Multiplexers

Definition

- select binary information from one of many input lines and direct it to a single output line



- 2^n input lines,
- n selection lines
- and one output line




Boolean algebra and logic gates

-80-

Multiplexers

2-to-1 multiplexer




Boolean algebra and logic gates

-81-

Multiplexers

4-to-1 multiplexer




Boolean algebra and logic gates

-82-

Multiplexers

Quadruple 2-to-1 multiplexer




Boolean algebra and logic gates

-83-

Multiplexers

Quadruple 2-to-1 multiplexer



Boolean algebra and logic gates

-84-



Boolean Function Implementation

□ Analogy Mux and Decoder


- A multiplexer is a decoder including an OR gate.

□ 2^n -to-1 MUX

- can implement any Boolean function of n input variable
- however needs external gates

□ $2^{(n+1)}$ -to-1 MUX

- a better solution: implement any Boolean function of $n+1$ input variable
- n of these input: act as selection lines
- remaining 1 input: the variable of the function



Boolean Function Implementation

□ n -Variable function


○ Lookup the truth table

- Input variables
 - ❖ $n-1$ pivot input variables
 - ❖ Remaining 1 designated input variable
- Output variable (the boolean function)
 - ❖ Designated variable
 - ❖ Complement of the designated variable
 - ❖ Constant value 0
 - ❖ Constant value 1

V_0	V_1	...	V_{n-2}	V_{n-1}	F
0	0	...	0	0	
0	0	...	0	1	
0	0	...	1	0	
0	0	...	1	1	
0	0	...			
...					
1	1	...	1	0	
1	1	...	1	1	

○ Implement the function using 2^{n-1} -to-1-line multiplexer

- Input variable \Rightarrow selection input
- Remaining 1 input variable \Rightarrow the 0-th input data position





Boolean Function Implementation

□ $F(x,y,z) = \Sigma(1,2,6,7)$

- Using a 4x1 multiplexer

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



Boolean Function Implementation


□ Procedure

- assign an ordering sequence of the input variable
- the rightmost variable (D) will be used for the input lines
- assign the remaining $n-1$ variables to the selection lines w.r.t. their corresponding sequence
- construct the truth table
- consider a pair of consecutive minterms starting from m_0
- determine the input lines




Boolean Function Implementation

- $F(A,B,C,D) = \sum(1,3,4,11,12,13,14,15)$ using 8x1 MUX



Boolean algebra and logic gates

-89-




Three-State Gates

- Definition


Normal input A ———> Output Y = A if C = 1
High-impedance if C = 0

Control input C

- Buffer



- High impedance: Open circuit ($R = \infty$)




Boolean algebra and logic gates

-90-




Three-State Gates

- Multiplexers with 3-state gates



Boolean algebra and logic gates

-91-



Discussion ~ ~ ~

Boolean algebra and logic gates

-92-