

## ***DIGITAL LOGIC DESIGN PROJECT***

Daniel Colflesh | Armand Ignelzi | Nathaniel Shaffer | Theo Stangebye

### **The Concentration Companion**

#### **Problem Statement:**

Grove City College, everyone knows how hard the academics are. In order to do well at this rigorous institution, you must work hard and study to keep your grades up. Finding a place to study at this college can be stressful, but with the Concentration Companion that problematic situation is no more. The Concentration Companion will help the individual locate an open spot to study or do homework. Many people waste their time looking around for an open spot and end up irate and miserable, which may result in the completion of zero work by the end of the day. The Concentration Companion will also be useful specific to the case of signing in and out of classrooms in the Hall of Arts and Letters. There are many great benefits to the addition of the Concentration Companion to Grove City's campus. Most importantly it will help students become even more efficient while providing peace of mind that they have a spot to complete their assignments.

#### **Purpose:**

The main purpose of the Concentration Companion is to make it easier for students at Grove City College to find a place to study or do their work. This project idea has other benefits to it as well. For example, many students forget to turn off the lights and projectors when they leave. The Concentration Companion would solve this, optimizing power consumption as well as lowering maintenance costs, and expanding the life of projector/light bulbs. Finally, the Concentration Companion eliminates the need for signing in and out of classrooms during evening hours in HAL. The sign in system is inaccurate and flawed in that many students don't sign in or out. The Concentration Companion automatically determines whether or not a

classroom is in use. Clearly, there are many positive attributes to the Concentration Companion that will better the academic lives and careers of the students at Grove City College.

## **Design Goals:**

1. Our first goal is to be able collect data from individual classrooms and store it in a central location.
2. The second goal is to develop a robust communication protocol using flags in our bit streams, a master clock cycle for the whole system, and room IDs and Hi-Z states for inactive rooms.
3. The third goal is to be able to turn off projectors and lights when the room is not in use.
4. The fourth goal is cost efficiency. This is achieved by polling the data onto a bus minimizing the amount of materials needed for the system.

## **Roles:**

Theo Strangebye:

-Project Manager, VHDL coding for Campus Controller and Classroom Controller and design goals.

Daniel Colflesh:

-Campus Controller circuit schematic, documentation, meeting minutes and design goals.

Nathaniel Shaffer:

-Classroom Controller circuit schematic, documentation and design goals.

Armand Ignelzi:

-Building Controller circuit schematic and VHDL code, documentation and design goals.

## **Documentation:**

### **Classroom Controller:**

Each classroom has one Classroom Controller that has 7 inputs and 3 outputs.

#### **Inputs:**

- LightsOn
- ProjectorOn
- ClassroomInUse
- RoomID
- Clock\_in
- RX

-LightsOn and ProjectorOn are each connected to sensors that output a value of '1' if the lights or projector is on.

-ClassroomInUse is connected to a thermal sensor that outputs a value of '1' if it detects an object with a temperature of at least 90 degrees Fahrenheit.

-RoomID is a 6 bit integer. The campus controller will output the Room ID number of the classroom it wants to communicate with and the classroom controller with that Room ID number will come online and transmit its information.

-Clock\_in is the input of the master clock signal.

-RX is not currently used in our designs for the Classroom Controller, but could be used in the future for two way communication.

#### **Outputs:**

- Lights\_Enable
- Projector\_Enable
- Tx\_1

-Lights\_Enable enables the lights to be turned on from within the classroom, otherwise it disables the lights, turning them off.

-Projector\_Enable enables the projector to be turned on from within the classroom, otherwise it disables the projector, turning it off.

- Tx\_1 is the serial communication output. Classroom data is communicated to Campus Controller through this output.

### **Campus Controller:**

The Campus Controller has 2 inputs and 3 outputs.

#### **Inputs:**

- Rx
- Clock\_in

-Rx is the serial communication input. The Campus Controller receives this data from the Classroom Controller.

-Clock\_in is the input of the master clock signal. In this case the master clock signal is generated by an Arduino.

#### **Outputs:**

- RoomID
- Clock\_out
- TX

-RoomID is a 6 bit integer that is used to select a classroom for polling. The Campus Controller outputs the Room ID number of the classroom with which it wishes to communicate.

-Clock\_out is the output for the master clock signal to the rest of the system.

-The TX bit is not currently used in the Campus Controller but could be used to establish two way communication with the Classroom Controllers.


The system itself contains 4 Classroom Controllers and 1 Campus Controller in our altera simulation.

## **Evaluation:**

The final implementation of the system achieved all of the design goals that we originally decided. The system solved the main problem of not knowing which classrooms were available to study in, with the added benefit of limiting unnecessary power consumption and extending the life of projector and ceiling light bulbs. Ultimately the system saves Grove City's students time and effort while simultaneously saving money. While the final implementation of our system is limited in scope, it can be scaled up to accommodate as many rooms necessary. The implementation presented in class is a basic proof of concept.


There were several design stages that we went through. Initially we started with a design that had 3 controllers: classroom, building and campus. We also had 64 classrooms per building and 4 buildings. Due to limited availability of hardware for simulation purposes, we decided to make system have 4 classrooms, 2 buildings and 1 campus controller. After the three-controller system failed, and because of time restraints, the decision was made to simplify the system by removing the Building Controller completely and modify the Classroom and Campus controllers to communicate with one another.


Overall the process of designing and implementing our system was challenging but went fairly smoothly. We started with an initial solution to the problem but were forced to simplify and modify the solution to a more realistic design. We all learned a lot about digital logic and the process of engineering.



Title: GroupProjectInitial

Designed By:  
Theo Stangebye







```

1  Library ieee;
2
3  use ieee.std_logic_1164.all;
4
5  -- This program is written for the 2017 Spring DLD class at Grove City College. The goal is
6  -- to create a system which polls classrooms around campus to clooeect information from them.
7  -- Information collected is ClassroomInUse, LightsAreOn, and ProjectorIsOn.
8  -- ClassroomInUse being a 1 represents that the classroom is being used, all of these
9  -- signals come from sensors in the classroom that are explained in the writup attached with
10 -- this code.
11
12 -- This VHDL program is written by Theo Stangebye, stangebyeT01@gcc.edu, April 2017.
13
14 entity CampusController is
15 port( gpio : inout std_logic_vector(7 downto 0); -- we clear all of the io on the board
16      so that the LEDs are not "Ghosted on".
17      ledr : out std_logic_vector(17 downto 0);
18      ledg : out std_logic_vector(8 downto 0);
19      sw : in std_logic_vector(17 downto 0);
20      key : in std_logic_vector(3 downto 0)
21 );
22 end CampusController;
23
24 -- The campus Controller will poll classrooms (which are simulated on another VHDL board).
25 -- It will output a 2 bit integer which represents the ID of 1 of 4 classrooms.
26 -- When a classroom's id is broadcasted on the RoomID bits, that classroom will connect to
27 -- the communication bus (1 bit wide) and send it's information over a serial connection to
28 -- this campus controller.
29 architecture a of CampusController is
30
31 -- COMPONENT DECLARATIONS
32 component ls74 is -- This is a standard DFF.
33 port( d, clr, pre, clk : in std_logic;
34      q : out std_logic
35 );
36 end component;
37
38 -- Delcare Asynchronous clear 4 bit counter
39 component vhd1_binary_counter is
40 port ( C, CLR : in std_logic;
41      Q : out std_logic_vector(3 downto 0)
42 );
43 end component;
44
45 -- Synchronous 4 bit counter
46 component ls163 is
47 port( C, CLR : in std_logic;
48      Q : out std_logic_vector(3 downto 0)
49 );
50 end component;
51
52 -- SIPO Shift Regerister.
53 component sipo is
54 port ( clk, clear : in std_logic;
55      Input_Data : in std_logic;
56      Q : out std_logic_vector(15 downto 0)
57 );
58 end component;
59
60 -- Much of the register file code is derived from online lecture slides, see entity
61 -- declaration for more.
62 component register_file is
63 port ( src_s0 : in std_logic; -- src_s0 and src_s0 are the selection bits which
64      decide which register the selectedData out gets its bits from.
65      src_s1 : in std_logic;
66      des_A0 : in std_logic; -- address of register file for writing to.
67      des_A1 : in std_logic;
68      writeToReg : in std_logic; -- when we want to write to the Register.
69      Clk : in std_logic; -- clock signal.
70      data_src : in std_logic; -- this is an artifact from the walkthrough slides.
71      data : in std_logic_vector(3 downto 0); -- Data input that we want to write.
72      reg0 : out std_logic_vector(3 downto 0); -- register 0 contents
73      reg1 : out std_logic_vector(3 downto 0); -- register 1 contents, etc.

```

```

65 reg2 : out std_logic_vector(3 downto 0);
66 reg3 : out std_logic_vector(3 downto 0);
67 selectedData : out std_logic_vector(3 downto 0) -- the data selected by src_s1
68 and src_s0
69 );
70 end component;
71
72 -- SIGNALS
73 Signal rxin : std_logic_vector(15 downto 0); -- this signal represents the last 16 bits
74 recieved on the RX input.
75 Signal RoomID : std_logic_vector(3 downto 0); -- RoomID will be the binary number of the
76 classroom that we are talking to,
77 Signal tx, Master_Clock, rx : std_logic; -- tx can be used to communicate in serial on,
78 Master_Clock is the main clock signal, and RX is our recieving bit.
79 Signal StartFlag, EndFlag, BitStringAligned : std_logic; -- the startFlag is thrown
80 after a predetermined serial stream is recieved which represents a ClassroomController
81 Coming Online.
82 -- the END is thrown after a predetermined serial stream is recieved which represents a
83 ClassroomController Coming Online.
84 -- BitStringAligned is thrown when we are ready to load the bitstream from RX into our
85 DB.
86
87 begin
88
89 -- GPIO INPUTS AND OUTPUTS
90 rx <= gpio(4); -- input from classroomController
91 gpio(3) <= tx; -- we could talk to classroomControllers on this.
92 gpio(1 downto 0) <= RoomID(1 downto 0); -- Broadcast RoomID to ClassroomControllers
93 Master_Clock <= gpio(7); -- Read clock from arduino.
94 ledg(8) <= Master_Clock; -- flash LEDG(8) with clock signal.
95 -- share clock signal with children.
96 gpio(5) <= Master_Clock; -- Transmit clock signal to connected classroomContorllers.
97
98 -- Hook up RX to shift Regerister - this takes a serial stream in and produces a
99 parallel output representing the last 16 bits that came through on the shift register.
100 inputReg : sipo port map (clk => Master_Clock, Clear => '0', Input_Data => rx, q =>
101 rxin); -- rxin is the 16bit history of what came in on RX.
102 -- rxin(0) should be the newest bit recieved, rxin(15) the oldest.
103
104 -- This is some combinational logic that sets StartFlag to '1' when rxin is
105 "1010101010101010"
106 StartFlag <= (rxin(15) and rxin(13) and rxin(11) and rxin(9) and rxin(7) and rxin(5)
107 and rxin(3) and rxin(1)) and Not(rxin(14) OR rxin(12) OR rxin(10) OR rxin(8) OR rxin(6) OR
108 rxin(4) OR rxin(2) OR rxin(0));
109 -- End flag when rxin is "1111111111111111"
110 EndFlag <= (rxin(15) and rxin(14) and rxin(12) and rxin(11) and rxin(10) and rxin(9)
111 and rxin(8) and rxin(7) and rxin(6) and rxin(5) and rxin(4) and rxin(3) and rxin(2) and rxin
112 (1) and rxin(0));
113
114 -- Implement our model for a 74x161 with asynchronous clear. This counter drives our
115 RoomID Count.
116 RoomIDCounter : vhd1_binary_counter port map (
117 C => EndFlag,
118 CLR => RoomID(2), -- since we are only talking two 4 classrooms, we will reset
119 the counter as soon as the binar number changes from 0011 to 0100
120 Q => RoomID
121 );
122
123 -- Because this chip does not have an RCO, implement some combinational logic to
124 simulate the RCO, when this simulation triggers RCO, we know that the we are ready to read
125 from our input shift regerister into our memory circuitry.
126 BitStringAligned <= Not(rxin(15) or rxin(14) or rxin(13) or rxin(12) or rxin(11) or
127 rxin(10) or rxin(9) or rxin(8) or rxin(7) or rxin(6) or rxin(5) or rxin(4));
128
129 -- Implement Memory Component:
130 -- A note on the memory component, in a full system where we have as many as 8
131 classrooms with 64 classrooms a piece, we would need 512 register, since we are only
132 demonstrating 4 classrooms across two buildings, we are going to use a 4 register register
133 file.
134 -- This specific register file has 4 bit wide registers, we will wire '0' to the MSB
135 of the register.
136 Database : register_file port map(
137 src_s0 => sw(16), -- since we don't need to read from the register file, these can

```

```

114 be Zero.
115 src_s1 => sw(17),
116 des_A0 => RoomID(0), -- we index our data based on what classroom we are reading
117 from
118 des_A1 => RoomID(1), -- we index our data based on what classroom we are reading
119 from
120 writeToReg => bitStringAlligned, -- just like the circuit diagram, this is wired
121 to execute when the bit string is alligned.
122 Clk => Master_Clock,
123 data_src => '0', -- we always want our data to flow from the input bus.
124 data => '0' & Rxin(7 downto 5), -- Here we assign our 4 bits of Data, zero padded
125 on the MSB to arrange the 3 bits of data in a 4 bit register.
126 reg0 => ledr(3 downto 0), -- here we put the contents of our registers onto LEDs.
127 reg1 => ledr(7 downto 4),
128 reg2 => ledr(11 downto 8),
129 reg3 => ledr(15 downto 12),
130 selectedData => ledg( 3 downto 0)
131 );
132 -- update leds with information as to what our circuit is doing.
133 Ledg(6) <= BitStringAlligned; -- this implies we're writing to the register file.
134 Ledg(7) <= StartFlag; -- this means we got the start flag
135 Ledg(5) <= EndFlag; -- we got the end flag.
136
137 end a;
138
139 -- Create a 74x74 chip a DFF
140 -- This component intends to simulate the behaviors of a 74x74 chipset.
141 Library ieee;
142 use ieee.std_logic_1164.all;
143 Entity ls74 is
144 port( d, clr, pre, clk : IN std_logic;
145 -- d is the data input
146 -- clr: ACTIVE LOW: clears the output, q, asynchronously.
147 -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
148 -- clk is a clock signal (q is typically representative of what d was 1 clock cycle
149 ago) q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
150 );
151 end ls74;
152 Architecture a of ls74 is
153 begin
154 Process(clk, clr, pre) -- the DFF should update its output when any of these change.
155 begin
156 if clr = '0' then -- preset q to zero, regardless of d.
157 q <= '0'; -- note that clr and pre are active low.
158 elsif pre = '0' then -- preset q to zero, regardless of d.
159 q <= '1';
160 elsif clk'EVENT and clk = '1' then -- mimic d 1 clock cycle ago on q.
161 if d = '1' then
162 q <= '1';
163 else
164 q <= '0';
165 end if;
166 end if;
167 end process;
168 End a;
169
170 -- Create 4 bit counters.
171 -- BASIC 4 bit counter:
172 Library ieee;
173 use ieee.std_logic_1164.all;
174 use ieee.std_logic_unsigned.all;
175
176 -- this 4 bit counter has an asynchronous clear.
177 entity vhd1_binary_counter is
178 port(C, CLR : in std_logic; -- C is the clock signal.
179 Q : out std_logic_vector(3 downto 0)); -- 4 bit integer output.
180 end vhd1_binary_counter;
181
182 architecture bhv of vhd1_binary_counter is
183 signal tmp: std_logic_vector(3 downto 0);

```

```

181 begin
182 process (C, CLR)
183 begin
184 if (CLR='1') then
185 tmp <= "0000";
186 elsif (C'event and C='1') then
187 tmp <= tmp + 1;
188 end if;
189 end process;
190 Q <= tmp;
191 end bhv;
192
193 -- 4 bit counter with Synchronous clear:
194 -- Note that a 163 would normally include a load function.
195 Library ieee;
196 use ieee.std_logic_1164.all;
197 use ieee.std_logic_unsigned.all;
198 entity ls163 is
199 port(C, CLR : in std_logic;
200 Q : out std_logic_vector(3 downto 0));
201 end ls163;
202 architecture bhv of ls163 is
203 signal tmp: std_logic_vector(3 downto 0);
204 begin
205 process (C, CLR)
206 begin
207 if (C'event and C='1' and CLR='1') then
208 tmp <= "0000";
209 elsif (C'event and C='1') then
210 tmp <= tmp + 1;
211 end if;
212 end process;
213 Q <= tmp;
214 end bhv;
215
216 -- Begin SIPO Shift Register - adapted from
217 https://allaboutfpga.com/vhdl-code-for-4-bit-shift-register/
218 Library ieee;
219 use ieee.std_logic_1164.all;
220 entity sipo is -- the SIPO register takes data in in serial and produces a parallel string
221 representing the last so many values that appeared in its bitstream input.
222 port(
223 clk, clear : in std_logic;
224 Input_Data: in std_logic;
225 Q: out std_logic_vector(15 downto 0) ); -- this one remembers 16 bits.
226 end sipo;
227
228 architecture arch of sipo is
229 Signal temp : std_logic_vector(15 downto 0);
230 begin
231 process (clk)
232 begin
233 if clear = '1' then
234 q <= "0000000000000000";
235 temp <= "0000000000000000";
236 elsif (CLK'event and CLK='1') then
237 temp(15 downto 1) <= temp(14 downto 0); -- 15 is going to be the oldest data, 0 will be
238 the newest.
239 temp(0) <= Input_Data;
240 Q <= temp;
241 end if;
242 end process;
243 end arch;
244
245 -- Create RegisterFile Components:
246 -- This code comes from the guide at
247 https://www.scs.tcd.ie/Michael.Manzke/CS2022/vhdl_eighth.pdf
248 -- from here to the end of this file, the contents are created from the lecture slides at
249 the URL above. As such, this code is implemented with sparse comments as the author of the
250 lecture materials above neglected to comment his code.
251 -- 2 to 4 decoder
252 -- NOTE THIS IS ONLY ONE HALF of a ls139 chip.

```

```

248 library IEEE;
249 use IEEE.STD_LOGIC_1164.ALL;
250 use IEEE.STD_LOGIC_ARITH.ALL;
251 use IEEE.STD_LOGIC_UNSIGNED.ALL;
252 entity decoder_2to4 is
253     port (
254         Enable : IN std_logic; -- I'm adding an enable signal that we can turn high to write
255         to the regeister file. Disabling the decoder writes 0 to all of the outputs.
256         A0 : in std_logic;
257         A1 : in std_logic;
258         Q0 : out std_logic;
259         Q1 : out std_logic;
260         Q2 : out std_logic;
261         Q3 : out std_logic);
262 architecture Behavioral of decoder_2to4 is
263     begin
264         Q0<= ((not A0) and (not A1)) and Enable; -- and enable to implement 0 out of m when
265         the enable bit is '0'
266         Q1<= (A0 and (not A1)) and Enable;
267         Q2<= ((not A0) and A1) and Enable;
268         Q3<= (A0 and A1) and Enable;
269     end Behavioral;
270 -- 4 bit wide 2 to 1 mux
271 -- this is 1 half of a 74x157 mux
272 library IEEE;
273 use IEEE.STD_LOGIC_1164.ALL;
274 use IEEE.STD_LOGIC_ARITH.ALL;
275 use IEEE.STD_LOGIC_UNSIGNED.ALL;
276 entity mux2_4bit is
277     port (
278         In0 : in std_logic_vector(3 downto 0);
279         In1 : in std_logic_vector(3 downto 0);
280         s : in std_logic;
281         Z : out std_logic_vector(3 downto 0)
282     );
283 architecture Behavioral of mux2_4bit is
284     begin
285         Z <= In0 when S='0' else
286             In1 when S='1' else
287             "0000";
288     end Behavioral;
289 -- 4 bit wide 4 to 1 MUX
290 library IEEE;
291 use IEEE.STD_LOGIC_1164.ALL;
292 use IEEE.STD_LOGIC_ARITH.ALL;
293 use IEEE.STD_LOGIC_UNSIGNED.ALL;
294 entity mux4_4bit is
295     port (
296         In0, In1, In2, In3 : in std_logic_vector(3 downto 0);
297         S0, S1 : in std_logic;
298         Z : out std_logic_vector(3 downto 0)
299     );
300 end mux4_4bit;
301 architecture Behavioral of mux4_4bit is
302     begin
303         Z <= In0 when S0='0' and S1='0' else
304             In1 when S0='1' and S1='0' else
305             In2 when S0='0' and S1='1' else
306             In3 when S0='1' and S1='1' else
307             "0000";
308     end Behavioral;
309 -- Finally, here is the register component -- this register is 4 bits wide and simulates 4
310 DFFs wired in parallel.
311 library IEEE;
312 use IEEE.STD_LOGIC_1164.ALL;
313 use IEEE.STD_LOGIC_ARITH.ALL;
314 use IEEE.STD_LOGIC_UNSIGNED.ALL;
315 entity reg4 is
316     port (
317         D : in std_logic_vector(3 downto 0); -- input data to register.
318         load, clk : in std_logic;

```

```

318         Q : out std_logic_vector(3 downto 0) -- output of the register (4 bits in parallel)
319     );
320 end reg4;
321 architecture Behavioral of reg4 is begin
322     process(clk)
323     begin
324         if (rising_edge(clk)) then
325             if load='1' then
326                 Q<=D;
327             end if;
328         end if;
329     end process;
330 end Behavioral;
331 -- Use the register component to create a register file component:
332 library IEEE;
333 use IEEE.STD_LOGIC_1164.ALL;
334 use IEEE.STD_LOGIC_ARITH.ALL;
335 use IEEE.STD_LOGIC_UNSIGNED.ALL;
336 entity register_file is
337     port (
338         src_S0 : in std_logic;
339         src_S1 : in std_logic;
340         des_A0 : in std_logic;
341         des_A1 : in std_logic;
342         writeToReg : in std_logic; -- I added an enable bit to the 2 to 4 decoder so
343         that i can have a write signal here.
344         clk : in std_logic;
345         data_src : in std_logic;
346         data : in std_logic_vector(3 downto 0);
347         reg0 : out std_logic_vector(3 downto 0);
348         reg1 : out std_logic_vector(3 downto 0);
349         reg2 : out std_logic_vector(3 downto 0);
350         reg3 : out std_logic_vector(3 downto 0);
351         selectedData : out std_logic_vector(3 downto 0)
352     );
353 end register_file;
354 architecture Behavioral of register_file is
355     -- components
356     -- 4 bit Register for register file
357     COMPONENT reg4 PORT(
358         D : IN std_logic_vector(3 downto 0);
359         load : IN std_logic;
360         clk : IN std_logic;
361         Q : OUT std_logic_vector(3 downto 0)
362     );
363     END COMPONENT;
364 -- 2 to 4 Decoder
365 COMPONENT decoder_2to4 PORT(
366     Enable : IN std_logic; -- I'm adding an enable signal that we can turn high to write
367     to the regeister file.
368     A0 : IN std_logic;
369     A1 : IN std_logic;
370     Q0 : OUT std_logic;
371     Q1 : OUT std_logic;
372     Q2 : OUT std_logic;
373     Q3 : OUT std_logic
374 );
375 END COMPONENT;
376 -- 2 to 1 line multiplexer
377 COMPONENT mux2_4bit PORT(
378     In0 : IN std_logic_vector(3 downto 0);
379     In1 : IN std_logic_vector(3 downto 0);
380     s : IN std_logic;
381     Z : OUT std_logic_vector(3 downto 0)
382 );
383 END COMPONENT;
384 -- 4 to 1 line multiplexer
385 COMPONENT mux4_4bit PORT(
386     In0 : IN std_logic_vector(3 downto 0); In1 : IN std_logic_vector(3 downto 0); In2 : IN
387     std_logic_vector(3 downto 0); In3 : IN std_logic_vector(3 downto 0); S0 : IN std_logic;
388     S1 : IN std_logic;

```

```

388     Z : OUT std_logic_vector(3 downto 0)
389 );
390 END COMPONENT;
391
392 -- signals
393 signal load_reg0, load_reg1, load_reg2, load_reg3 : std_logic;
394 signal reg0_q, reg1_q, reg2_q, reg3_q, data_src_mux_out, src_reg : std_logic_vector(3
downto 0);
395
396 begin
397
398     -- port maps ;- )
399     -- register 0
400     reg00: reg4 PORT MAP(
401         D => data_src_mux_out,
402         load => load_reg0, Clk => Clk,
403         Q => reg0_q
404     );
405     -- register 1
406     reg01: reg4 PORT MAP(
407         D => data_src_mux_out,
408         load => load_reg1,
409         Clk => Clk,
410         Q => reg1_q
411     );
412     -- register 2
413     reg02: reg4 PORT MAP(
414         D => data_src_mux_out,
415         load => load_reg2, Clk => Clk,
416         Q => reg2_q
417     );
418     -- register 3
419     reg03: reg4 PORT MAP(
420         D => data_src_mux_out,
421         load => load_reg3, Clk => Clk,
422         Q => reg3_q
423     );
424     -- Destination register decoder
425     des_decoder_2to4: decoder_2to4 PORT MAP( Enable => writeToReg, A0 => des_A0,
426         A1 => des_A1, Q0 => load_reg0, Q1 => load_reg1, Q2 => load_reg2, Q3 => load_reg3
427     );
428     -- 2 to 1 Data source multiplexer
429     data_src_mux2_4bit: mux2_4bit PORT MAP( In0 => data,
430         In1 => src_reg,
431         s => data_src,
432         Z => data_src_mux_out
433     );
434     -- 4 to 1 source register multiplexer
435     Inst_mux4_4bit: mux4_4bit PORT MAP( In0 => reg0_q,
436         In1 => reg1_q, In2 => reg2_q, In3 => reg3_q, S0 => src_s0, S1 => src_s1, Z => src_reg
437     );
438
439     selectedData <= src_reg ;-- Send Selected data to selectedData output
440
441     reg0 <= reg0_q; reg1 <= reg1_q; reg2 <= reg2_q; reg3 <= reg3_q;
442 end Behavioral;
443
444 -- END REGISTER FILE
445

```

```

1  Library ieee;
2
3  use ieee.std_logic_1164.all;
4
5  -- This program is written for the 2017 Spring DLD class at Grove City College. The goal is
6  -- to create a system which polls classrooms around campus to clooeect information from them.
7  -- Information collected is ClassroomInUse, LightsAreOn, and ProjectorIsOn.
8  -- ClassroomInUse being a 1 represents that the classroom is being used, all of these
9  -- signals come from sensors in the classroom that are explained in the writup attached with
10  -- this code.
11
12  -- This VHDL program is written by Theo Stangebye, stangebyeT01@gcc.edu, April 2017.
13
14  -- The ClassroomController Entity is the component which is being polled. Each classroom
15  -- will have a ClassroomController which communicates with at campusController when it's id is
16  -- selected by the campus controller for polling. The ClassroomController will then connect
17  -- to the communication line and transmit its data in serial to the campus controller.
18  entity ClassroomController is -- we'll ue ClassroomControllerHardware as our actual
19  ClassroomController Simulator
20  port( gpio : inout std_logic_vector(39 downto 0);
21      ledr : out std_logic_vector(17 downto 0);
22      ledg : out std_logic_vector(8 downto 0);
23      sw : in std_logic_vector(17 downto 0);
24      key : in std_logic_vector(3 downto 0)
25  );
26  end ClassroomController;
27
28  -- Our architecture instantiates 4 classroomController components, simulating 4 classrooms
29  -- which will be polled by a campusController
30  architecture a of ClassroomController is
31
32      -- Declare the components that we created below.
33      Component ClassroomControllerHardware is -- ClassroomControllerHardware is the model
34      which simulates the hardware to be placed in each classroom.
35      port ( ClassroomInUse, LightsAreOn, ProjectorIsOn, RX : in std_logic; --
36      ClassroomInUse, LightsAreOn, and ProjectorIsOn are boolean signals from sensors in the room
37      which give information about that classroom's current condition.
38      RoomID, OurID : in std_logic_vector(1 downto 0); -- here we are simulating 4
39      classrooms, so the classroom IDs, only need to be 2 bits wides. -- RoomID is broadcasted
40      by the CampusController, and OurID is set to the unique ID of a classroomController in
41      a specific classroom.
42      Clk_In : in std_logic; -- the clock signal.
43      projectorEnable, LightsEnable, TX, transmitting : out std_logic -- each
44      classroomController has outputs which can disable the lights or projector in a classroom.
45      -- The TX bit is used to communicate with the campusController, it is
46      directly connected to the connection line, and is internally set to highZ when it is not a
47      classroomController's turn to communicate with the campusController, (a classroomController
48      communicates when it is polled by the campusController or when it's OURID = RoomID.)
49  );
50  end Component;
51
52  signal master_clock : std_logic; -- the master signal of the alera board - this is read
53  from another altera board in our case through gpio pin. (see GPIO below)
54  signal c0len, c0pen, c1len, c1pen, c2len, c2pen, c3len, c3pen : std_logic; -- c0len is
55  classroom0, lights, enable. c2pen is Classroom2, Projector, Enable. these signals are used
56  internally to interact with the altera board's physical hardware for IO purposes.
57  signal sen0u, sen0l, sen0p, sen1u, sen1l, sen1p, sen2u, sen2l, sen2p, sen3u, sen3l, sen3p
58  : std_logic; -- sensor associated with classroom #, sensing use, lights, projector - these
59  represent the input sensors to a classroom.
60  signal net1RoomID : std_logic_vector(1 downto 0); -- the RoomID on network 1, (in this
61  case, this is the default network since there is only one network.)
62  signal net1tx : std_logic; -- the communication line for network 1.
63  signal trans0, trans1, trans2, trans3 : std_logic; -- we'll use to display LEDs on the
64  baord when a specific ClassroomControllerHardware is transmitting, (when it is being polled
65  by the campusController)
66
67  begin
68
69      -- GPIO
70      -- Read clock from external source.
71      master_clock <= gpio(8);
72      -- Read roomIds from other altera board using GPIO ports.
73      net1RoomID <= gpio(1 downto 0);
74      -- TX bit for communicating with CampusController

```

```

48  gpio(6) <= net1tx;
49
50  -- flash ledg8 with clock signal.
51  ledg(8) <= master_clock;
52
53  -- input switches - used to simulate classrom sensor values.
54  -- Class 0:
55  sen0u <= sw(0); -- classroom0 in use
56  sen0l <= sw(1); -- classroom0 lightsAreOn
57  sen0p <= sw(2); -- classroom0 projectorIsOn
58  -- Class 1:
59  sen1u <= sw(4);
60  sen1l <= sw(5);
61  sen1p <= sw(6);
62  -- Class 2:
63  sen2u <= sw(8);
64  sen2l <= sw(9);
65  sen2p <= sw(10);
66  -- Class 3:
67  sen3u <= sw(12);
68  sen3l <= sw(13);
69  sen3p <= sw(14);
70
71  -- Outpus LEDs:
72  -- Class 0:
73  ledr(0) <= c0len; -- classroom0 lightsEnabled
74  ledr(1) <= c0pen; -- classroom0 projectorEnabled
75  ledr(2) <= trans0; -- classroom0 is being polled.
76  -- Class 1:
77  ledr(4) <= c1len;
78  ledr(5) <= c1pen;
79  ledr(6) <= trans1;
80  -- Class 2:
81  ledr(8) <= c2len;
82  ledr(9) <= c2pen;
83  ledr(10) <= trans2;
84  -- Class 3:
85  ledr(12) <= c3len;
86  ledr(13) <= c3pen;
87  ledr(14) <= trans3;
88
89  -- we will plot network 1 room id and network 1 tx on ledg
90  ledg(1 downto 0) <= net1RoomID;
91  ledg(7) <= net1tx;
92
93  -- Instantiate our classrooms.
94  Classroom0 : classroomControllerHardware port map(
95    ClassroomInUse => sen0u, -- sensor representing whether or not someone is in the room.
96    LightsAreOn => sen0l, -- sensor representing whether or not the lights are on the room
97    ProjectorIsOn => sen0p, -- sensor representing whether or not the projector is on in
the room.
98    RX => '0', -- for now, we are not recieving serial from the campusController.
99    RoomID => net1RoomID, -- set the roomID in this ClassroomControllerHardware to be the
ID recieved on the GPIO pins.
100    OurID => "00", -- set the unique ID of this specific ClassroomControllerHardware
101    Clk_In => master_clock, -- pass our clock signal
102    ProjectorEnable => c0pen, -- output enabling the projector
103    LightsEnable => c0len, -- ouput enabling the lights.
104    TX => net1tx, -- classroom0's communication line.
105    transmitting => trans0 -- this signal is true if classroom0 is online on the
communication line and is transmitting it's data to the campusController.
106  );
107
108  Classroom1 : classroomControllerHardware port map(
109    ClassroomInUse => sen1u,
110    LightsAreOn => sen1l,
111    ProjectorIsOn => sen1p,
112    RX => '0',
113    RoomID => net1RoomID,
114    OurID => "01",
115    Clk_In => master_clock,
116    ProjectorEnable => c1pen,
117    LightsEnable => c1len,

```

```

118  TX => net1tx,
119  transmitting => trans1
120 );
121
122  Classroom2 : classroomControllerHardware port map(
123    ClassroomInUse => sen2u,
124    LightsAreOn => sen2l,
125    ProjectorIsOn => sen2p,
126    RX => '0',
127    RoomID => net1RoomID,
128    OurID => "10",
129    Clk_In => master_clock,
130    ProjectorEnable => c2pen,
131    LightsEnable => c2len,
132    TX => net1tx,
133    transmitting => trans2
134 );
135
136  Classroom3 : classroomControllerHardware port map(
137    ClassroomInUse => sen3u,
138    LightsAreOn => sen3l,
139    ProjectorIsOn => sen3p,
140    RX => '0',
141    RoomID => net1RoomID,
142    OurID => "11",
143    Clk_In => master_clock,
144    ProjectorEnable => c3pen,
145    LightsEnable => c3len,
146    TX => net1tx,
147    transmitting => trans3
148 );
149
150  end a;
151
152  -- Begin Component Declarations
153
154  -- here we declare the classroomControllerHardware which represents the hardware placed in
each classroom.
155  Library ieee;
156  use ieee.std_logic_1164.all;
157  Entity ClassroomControllerHardware is -- these signals are explained at line 25.
158    port ( ClassroomInUse, LightsAreOn, ProjectorIsOn, RX : in std_logic;
159          RoomID, OurID : in std_logic_vector(1 downto 0);
160          Clk_In : in std_logic;
161          projectorEnable, LightsEnable, TX, transmitting : out std_logic
162        );
163  end ClassroomControllerHardware;
164
165  Architecture a of ClassroomControllerHardware is
166
167    -- declare signals and hardware components.
168    component ls74 is
169    port( d, clr, pre, clk : in std_logic;
170          -- d is the data input
171          -- clr: ACTIVE LOW: clears the output, q, asynchronously.
172          -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
173          -- clk is a clock signal (q is typically representative of what d was 1 clock cycle
ago)
174          q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
175        );
176    end component;
177
178    component piso48b is -- this is a parallel input serial output shift register which is
48b wide.
179    port ( parallel_In : in std_logic_vector(47 downto 0); -- the 16 bits of input for
parallel loading
180          SorL : in std_logic; -- the Shift/Load signal. 1 = shift, 0 = load
181          clk : in std_logic; -- the clock signal for the DFFs contained in the shift reg.
182          q : out std_logic -- we shift out through this bit.
183        );
184    end component;
185
186    component comparator6b is -- a six bit comparator which only determines whether or not

```

```

187 two six bit integers are equal.
188 port ( op1, op2 : in std_logic_vector(5 downto 0); -- our two 6b inputs.
189       equal : out std_logic -- our 1 bit equal signal. 1 if op1 = op2, else 0.
190     );
191 end component;
192
193 component tri_state_buffer_top is
194 port ( A : in STD_LOGIC; -- single buffer input
195       EN : in STD_LOGIC; -- single buffer enable
196       Y : out STD_LOGIC -- single buffer output
197     );
198 end component;
199
200 signal Equal, LoadShiftReg, txToBus, lastEqual, projectorIsEnabledAndOn,
lightsEnabledAndOn: std_logic;
201 signal toLoad : std_logic_vector(47 downto 0);
202 -- Equal is an internal signal which is true if the RoomID input matches OURID.
203 -- LoadShiftReg tells the ClassroomControllerHardware when to load its PISO register.
204 -- TX to bus stores our tx value for the bus before sending it through a tri_state_buffer
205 -- lastEqual is the equal signal 1 clock cycle ago.
206 -- projectorIsEnabledAndOn and lightsEnabledAndOn are signals which are used to simulate
the closed loop system created by this hardware's ability to disable the lights and
projector.
207
208 begin
209 -- for indication purposes, show when this classroom is transmitting
210 transmitting <= Equal;
211
212 -- Circuitry to determine when we are selected by the BuildingController to Transmit
213 classroomComparator : comparator6b port map(
214   op1 => "0000" & OurID,
215   op2 => "0000" & RoomID, -- the comparator expects 6b of input but roomID and ourID
are only 2 bits now.
216   equal => Equal
217 );
218
219 -- Circuitry to determine when we should load our shift registers with new data to shift
out over serial.
220 -- we want to load the first clock cycle after being selected by the Building Controller
(first equal cycle)
221 RisingEqualDFF : ls74 port map(
222   d => equal,
223   clr => '1',
224   pre => '1',
225   clk => clk_In,
226   q => lastEqual
227 );
228
229 LoadShiftReg <= Not(lastEqual) and equal;
230
231 -- Finally implement shift out register for parallel in and serial out - used to
communicate with campusControllers in serial.
232 serialOutReg : piso48b port map(
233   parallel_in => toLoad,
234   sorL => Not(LoadShiftReg), -- Load is low state.
235   clk => clk_In,
236   q => txToBus
237 );
238
239 -- specify toLoad
240 toLoad <= "1010101010101010" & "00000000" & projectorIsEnabledAndOn & lightsEnabledAndOn
& ClassroomInUse & "00000" & "1111111111111111";
241 -- these bitstrings come from predetermined serial communication flags.
242
243 -- wire txto bus to tx bus with a tristate buffer
244 busBuffer : tri_state_buffer_top port map (
245   A => txToBus,
246   En => Equal,
247   Y => TX
248 );
249
250 -- disable lights and projector when classroom is not in use.

```

```

251 ProjectorEnable <= ClassroomInUse;
252 LightsEnable <= ClassroomInUse;
253
254 -- We simulate that the projector is on or off by doing the following:
255 projectorIsEnabledAndOn <= ClassroomInUse and projectorIsOn;
256 lightsEnabledAndOn <= ClassroomInUse and lightsAreOn;
257
258 end a;
259
260 -- Create a 74x74 chip a DFF
261 -- This component intends to simulate the behaviors of a 74x74 chipset.
262 Library ieee;
263 use ieee.std_logic_1164.all;
264 Entity ls74 is
265 port( d, clr, pre, clk : in std_logic;
266       -- d is the data input
267       -- clr: ACTIVE LOW: clears the output, q, asynchronously.
268       -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
269       -- clk is a clock signal (q is typically representative of what d was 1 clock cycle
ago)
270       q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
271     );
272 end ls74;
273 Architecture a of ls74 is
274 begin
275   Process(clk, clr, pre) -- the DFF should update its output when any of these change.
276   begin
277     if clr = '0' then -- preset q to zero, regardless of d.
278       q <= '0'; -- note that clr and pre are active low.
279     elsif pre = '0' then -- preset q to zero, regardless of d.
280       q <= '1';
281     elsif clk'EVENT and clk = '1' then -- mimic d 1 clock cycle ago on q.
282       if d = '1' then
283         q <= '1';
284       else
285         q <= '0';
286       end if;
287     end if;
288   end process;
289 End a;
290
291 -- we also need a 6 bit comparator. In actual hardware, this would likely be two 74x85s in
series but here we will make our own 6b comparator.
292 -- we only need to know if the two operands are equal, so we'll leave out greater than/
less than capabilities.
293 Library ieee;
294 use ieee.std_logic_1164.all;
295 Entity comparator6b is
296 port ( op1, op2 : in std_logic_vector(5 downto 0); -- our two 6b inputs.
297       equal : out std_logic -- our 1 bit equal signal. 1 if op1 = op2, else 0.
298     );
299 end comparator6b;
300 Architecture a of comparator6b is
301 begin
302   Process (op1, op2)
303   begin
304     if op1 = op2 then -- if they are equal, represent that on equal.
305       equal <= '1';
306     else
307       equal <= '0';
308     end if;
309   end process;
310 end a;
311
312 -- Finally, we will need a 16b PISO shift register.
313 -- in our circuit schematic, we wired two 8 bit shift registers together, but here, we
can just create a 48b shift register.
314 Library ieee;
315 use ieee.std_logic_1164.all;
316 Entity piso48b is
317 port ( parallel_in : in std_logic_vector(47 downto 0); -- the 16 bits of input for
parallel loading
318       sorL : in std_logic; -- the Shift/Load signal. 1 = shift, 0 = load

```

```
319     clk : in std_logic; -- the clock signal for the DFFs contained in the shift reg.
320     q : out std_logic -- we shift out through this bit.
321 );
322 end piso48b;
323 Architecture a of piso48b is
324     signal temp : std_logic_vector(47 downto 0);
325 begin
326     -- Note: in this shift register, elements are shifted "up" meaning that an item which
327     enters at temp(0) is consecutively shifted down the register to temp(47) at which point it
328     shows up on the output q.
329     process(clk) -- Our register updates every clock cycle, nothing is asynchronous.
330     begin
331         if clk'EVENT and clk = '1' then
332             if SorL = '0' then -- we should load from our parallel input
333                 temp <= parallel_In;
334             else -- otherwise we should shift down the register.
335                 temp(47 downto 1) <= temp(46 downto 0);
336                 temp(0) <= '1'; -- we never need to shift in serial for this project
337                 component, so we can simply simulate shifting in a zero.
338             end if;
339         end if;
340     end process;
341     q <= temp(47); -- connect our temp vector (the zero element) to our output.
342 end a;
343 -- Tristate Buffer
344 Library ieee;
345 use ieee.std_logic_1164.all;
346 entity tri_state_buffer_top is
347     Port( A : in std_logic; -- single buffer input
348           EN : in std_logic; -- single buffer enable
349           Y : out std_logic -- single buffer output
350 );
351 architecture Behavioral of tri_state_buffer_top is
352     begin
353         -- single active low enabled tri-state buffer
354         Y <= A when (EN = '1') else 'Z';
355     end Behavioral;
356
```