```
Library ieee;
 1
      use ieee std_logic_1164 all:
 5
      -- This program is written for the 2017 Spring DLD class at Grove City College. The goal is
      to create a system which polls classrooms around campus to clooect information from them.
      -- Information collected is ClassroomInUse, LightsAreOn, and ProjectorIsOn.
-- ClassroomInUse being a 1 represents that the classroom is being used, all of these
 6
      signals come from sensors in the classroom that are explained in the writup attached with
      this code.
8
9
       -- This VHDL program is written by Theo Stangebye, stangebyeTO1@gcc.edu, April 2017.
10
11
       -- The classroomController Entity is the component which is being polled. Each classroom
      will have a classroomController which communicates with at campusController when it's id is
      selected by the campus controller for polling. The classroomController will then connect to the communication line and transmit its data in serial to the campus controller. entity ClassroomController is -- we'll ue classroomControllerHardware as our actual
12
      classroomController Simulator
13
      port( gpio : inout std_logic_vector(39 downto 0);
14
               ledr : out std_logic_vector(17 downto 0);
15
               ledg : out std_logic_vector(8 downto 0);
16
               sw : in std_logic_vector(17 downto 0);
17
               key : in std_logic_vector (3 downto 0)
18
19
      end ClassroomController;
20
      -- Our architecture instantiates 4 classroomController components, simulating 4 classrooms which will be polled by a campusController
21
      architecture a of ClassroomController is
23
24
           -- Declare the components that we created below.
           Component ClassroomControllerHardware is -- ClassroomControllerHardware is the model
      which simulates the hardware to be placed in each classroom.
26
                          ClassroomInUse, LightsAreOn, ProjectorIsOn, RX : in std_logic; --
      ClassroomInUse, LightsAreOn, and ProjectorIsOn are boolean signals from sensors in the room which give infromation about that classroom's current condition.
27
      RoomID, OurID: in std_logic_vector(1 downto 0); -- here we are simulating 4 classrooms, so the classroom IDs, only need to be 2 bits wides. -- RoomID is broadcasted
      by the CampusController, and OurID is set to the the unique ID of a classroomController in
      a specific classroom.
28
29
                           Clk_In : in std_logic; -- the clock signal.
                           projectorEnable, LightsEnable, TX, transmitting: out std_logic -- each
      classroomController has outputs which can disable the lights or projector in a classroom.

-- The TX bit is used to communicate with the campusController, it is
30
      directly connected to the connection line, and is internally set to highZ when it is not a classroomController's turn to communicate with the campusController, (a classroomController
      communicates when it is polled by the campusController or when it's OURID = RoomId.)
31
32
           end Component;
33
      signal master_clock : std_logic; -- the master signal of the alera board - this is read
from another altera board in our case through gpio pin. (see GPIO below)
    signal colen, copen, cllen, clpen, c2len, c2pen, c3len, c3pen : std_logic; -- colen is
Classroomo, lights, enable. c2pen is Classroom2, Projector, Enable. these signals are used
internally to interact with the altera board's physical hardward core.
34
35
        signal sen0u, sen01, sen0p, sen1u, sen1l, sen1p, sen2u, sen2l, sen2p, sen3u, sen3l, sen3p
std_logic; -- sensor associated with classroom #, sensing use, lights, projector - these
36
       repsresent the input sensors to a classroom.
37
           signal net1RoomID: std_logic_vector(1 downto 0); -- the RoomId on network 1, (in this
      case, this is the default network since there is only one network.)
          signal net1tx : std_logic; -- the communication line for network 1.
signal trans0, trans1, trans2, trans3 : std_logic; -- we'll use to display LEDs on the
38
39
      baord when a specific classroomControllerHardware is transmitting, (when it is being polled
      by the campusController)
40
41
      begin
42
           -- GPIO
43
           -- Read clock from external source.
44
45
          master_clock <= gpio(8);</pre>
           -- Read roomIds from other altera board using GPIO ports.
46
          net1RoomID <= gpio(1 downto 0);</pre>
47
           -- TX bit for communicating with CampusController
```

```
48
           gpio(6) <= net1tx;</pre>
 49
 50
            -- flash ledg8 with clock signal.
            ledg(8) <= master_clock;</pre>
            -- input switches - used to simulate classrom sensor values.
            -- class 0:
 55
            sen0u \le sw(0); -- classroom0 in Use
 56
            sen01 <= sw(1); -- classroom0 lightsAreOn</pre>
 57
            senOp <= sw(2); -- classroomO projectorIsOn</pre>
 58
            -- Class 1:
 59
            sen1u \le sw(4);
 60
            sen11 \le sw(5);
 61
            sen1p <= sw(6);
 62
            -- Class 2:
 63
            sen2u \le sw(8);
            sen21 \le sw(9)
 64
 65
            sen2p \ll sw(10);
 66
            -- Class 3:
 67
            sen3u \le sw(12);
 68
            sen31 <= sw(13);
 69
            sen3p \ll sw(14);
 70
 71
            -- Outpus LEDs:
 72
            -- class 0:
 73
            ledr(0) <= c0len; -- classroom0 lightsEnabled</pre>
 74
75
            ledr(1) <= c0pen; -- classroom0 projectorEnabled
ledr(2) <= trans0; -- classroom0 is being polled.</pre>
 76
            -- Class 1:
           ledr(4) <= c1len;
ledr(5) <= c1pen;</pre>
 77
 78
 79
            ledr(6) \leftarrow trans1;
 80
            -- Class 2:
 81
            ledr(8) <= c2len;</pre>
 82
            ledr(9) <= c2pen;
 83
            ledr(10) \leftarrow trans2;
 84
            -- Class 3:
 85
            ledr(12) \leftarrow c3len;
            ledr(13) <= c3pen;
ledr(14) <= trans3;</pre>
 86
 87
 88
 89
            -- we will plot network 1 room id and network 1 tx on ledg
 90
            ledg(1 downto 0) <= net1RoomID;</pre>
            ledg(7) <= net1tx;</pre>
 91
 92
 93
            -- Instantiate our classrooms.
 94
            ClassroomO : classroomControllerHardware port map(
               ClassroomInUse => senOu, -- sensor representing whether or not someone is in the room. LightsAreOn => senOl, -- sensor representing whether or not the lights are on the room
 95
 96
                ProjectorIsOn => senOp, -- sensor representing whether or not the projector is on in
 97
       the room.
               RX => '0', -- for now, we are not recieving serial from the campusController.

ROOMID => net1RoomID, -- set the roomID in this classroomControllerHardware to be the
 98
 99
       ID recieved on the GPIO pins.

OurID => "00", -- set the unique ID of this specific classroomControllerHardware
100
               Clk_In => master_clock, -- pass our clock signal
ProjectorEnable => cOpen, -- output enabling the projector
LightsEnable => cOlen, -- ouput enabling the lights.
101
102
103
               TX => net1tx, -- classroom0's communication line.
104
105
               transmitting => trans0 -- this signal is true if classroom0 is online on the
       communication line and is transmitting it's data to the campusController.
106
           );
107
               Classroom1 : classroomControllerHardware port map(
108
109
               ClassroomInUse => sen1u,
110
               LightsAreOn => sen11
               ProjectorIsOn => sen1p,
RX => '0',
RoomID => net1RoomID,
OurID => "01",
111
112
113
114
               Clk_In => master_clock,
115
116
                ProjectorEnable => c1pen,
117
               LightsEnable => c1len,
```

```
118
             TX => net1tx,
119
             transmitting => trans1
120
         );
             Classroom2 : classroomControllerHardware port map(
123
             ClassroomInUse => sen2u,
124
             LightsAreOn => sen21,
125
             ProjectorIsOn => sen2p,
RX => '0',
126
             RoomID => net1RoomID,
OurID => "10",
127
128
129
             Clk_In => master_clock,
130
             ProjectorEnable => c2pen,
131
             LightsEnable => c2len,
132
             TX => net1tx,
133
             transmitting => trans2
134
         );
135
136
             Classroom3 : classroomControllerHardware port map(
137
             ClassroomInUse => sen3u,
138
             LightsAreOn => sen31,
             ProjectorIsOn => sen3p,
RX => '0',
139
140
             RoomID => net1RoomID,
OurID => "11",
141
142
143
             Clk_In => master_clock,
144
             ProjectorEnable => c3pen,
145
             LightsEnable => c3len,
146
             TX => net1tx,
147
             transmitting => trans3
148
         );
149
150
      end a;
151
152
      -- Begin Component Declarations
153
154
      -- here we declare the classroomControllerHardware which represents the hardware placed in
      each classroom.
155
      Library ieee;
156
157
      use ieee std_logic_1164.all;
      158
159
160
                   Clk_In : in std_logic;
                   projectorEnable, LightsEnable, TX, transmitting: out std_logic
161
162
163
      end ClassroomControllerHardware
164
165
      Architecture a of ClassroomControllerHardware is
166
167

    declare signals and hardware components.

168
          component 1s74 is
         port( d, clr, pre, clk : IN std_logic;
    -- d_is the data input
169
170

    -- clr: ACTIVE LOW: clears the output, q, asynchronously.
    -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
    -- clk is a clock signal (q is typically representitive of what d was 1 clock cycle

171
172
173
      ago)
174
                q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
175
176
          end component;
177
178
          component piso48b is -- this is a parallel input serial output shift register which is
      48b wide.
         port_(
179
                   parallel_In : in std_logic_vector(47 downto 0); -- the 16 bits of input for
      parallel loading
180
                   SorL : in std_logic; -- the Shift/Load signal. 1 = shift, 0 = load
                   clk: in std_logic; -- the clock signal for the DFFs contained in the shift reg.
181
                     : out std_logic -- we shift out through this bit.
182
183
                );
184
          end component;
185
186
          component comparator6b is -- a six bit comparator which only determines whether or not
```

```
two six bit integers are equal.
187
                   op1, op2 : in std_logic_vector(5 downto 0); -- our two 6b inputs.
188
                   equal : out std_logic -- our 1 bit equal signal. 1 if op1 = op2, else 0.
189
190
         end component;
191
192
         component tri_state_buffer_top is
193
                   A : in STD_LOGIC;
                                           -- single buffer input
194
                   EN : in STD_LOGIC;
                                           -- single buffer enable
195
                      : out STD_LOGIC
                                          -- single buffer output
196
                ):
197
         end component;
198
199
         signal Equal, LoadShiftReg, txToBus, lastEqual, projectorIsEnabledAndOn,
      lightsEnabledAndOn: std_logic;
         Signal toLoad : std_logic_vector(47 downto 0);
-- Equal is an internal signal which is true if the RoomID input matches OURID.
200
201
202
         -- LoadShiftReg tells the classroomControllerHardware when to load its PISO register.
203
         -- TX to bus stores our tx value for the bus before sending it through a tri_state_buffer
         -- lastEqual is the equal signal 1 clock cycle ago.
204
         -- projectorIsEnabledAndOn and lightsEnabledAndOn are signals which are used to simulate
205
      the closed loop system created by this hardware's ability to disable the lights and
      projector.
206
207
      begin
208
209
          -- for indication purposes, show when this classroom is transmitting
210
         transmitting <= Equal;
211
212
          -- Circuitry to determine when we are selected by the BuildingController to Transmit
213
         classroomComparator: comparator6b port map(
214
             op1 => "0\dot{0}00" & OurID,
            op2 => "0000" & RoomID, -- the comparator expects 6b of input but roomId and ourID
215
      are only 2 bits now.
216
            equal => Equal
217
         );
218
219
         -- Circuitry to determine when we should load our shift registers with new data to shift
      out over serial.
220
          -- we want to load the first clock cycle after being selected by the Building Controller
      (first equal cycle)
221
         RisingEqualDFF: ls74 port map(
222
            d_{=}> equal,
223
            clr =>
            pre => '1'.
224
            clk => Clk_In,
225
226
             q => lastEqual
227
228
229
         LoadShiftReg <= Not(lastEqual) and equal;</pre>
230
231
         -- Finally implement shift out register for parallel in and serial out - used to
      communicate with campusControllers in serial.
232
         serialOutReg: piso48b port map(
233
             parallel_In => toLoad,
234
            SorL => Not(LoadShiftReg), -- Load is low state.
235
            clk => Clk_In,
            q => txToBus
236
237
         );
238
      -- specify toLoad toLoad <= "1010101010101010" & "00000000" & projectorIsEnabledAndOn & lightsEnabledAndOn & ClassroomInUse & "00000" & "11111111111111";
239
240
241
          -- these bitstrings come from predetermined serial communication flags.
242
243
          -- wire txto bus to tx bus with a tristate buffer
244
         busBuffer : tri_state_buffer_top Port map (
245
            A => txToBus,
246
            En => Equal,
247
            Y \Rightarrow TX
         );
248
249
250
         -- disable lights and projector when classroom is not in use.
```

```
251
          ProjectorEnable <= ClassroomInUse;</pre>
252
          LightsEnable <= ClassroomInUse;</pre>
253
          -- We simulate that the projector is on or off by doing the following:
projectorIsEnabledAndOn <= ClassroomInUse and projectorIsOn;</pre>
254
255
          lightsEnabledAndOn <= ClassroomInUse and lightsAreOn;</pre>
257
258
       end a;
259
260
       -- Create a 74x74 chip a DFF
       -- This component intends to simulate the behaviors of a 74x74 chipset.
261
262
       Library ieee;
       use ieee std_logic_1164.all;
263
264
       Entity 1s74 is
          port( d, clr, pre, clk : IN std_logic;
265
266
                 d is the data input

    -- clr: ACTIVE LOW: clears the output, q, asynchronously.
    -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
    -- clk is a clock signal (q is typically representitive of what d was 1 clock cycle

267
268
269
       ago)
270
                 q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
271
272
       end 1s74:
       Architecture a of 1s74 is
273
274
       begin
275
          Process(clk, clr, pre) -- the DFF should update its output when any of these change.
276
          begin
              if clr = '0' then -- preset_q to zero, reguardless of d.
277
              q <= '0'; -- note that clr and pre are active low.
elsif pre = '0' then -- preset q to zero, reguardless of d.
278
279
280
281
              elsif clk'EVENT and clk = '1' then -- mimic d 1 clock cycle ago on q.
282
                 if d = '1' then
                     q <= '1';
283
284
                 else
                     q <= '0';
285
286
                 end if:
287
              end if;
288
          end process;
289
      End a;
290
291
       -- We also need a 6 bit comparator. In actual hardware, this would likely be two 74x85s in
       series but here we will make our own 6b comparator.
       -- We only need to know if the two operands are equal, so we'll leave out greater than/
292
       less than capabilities.
293
       Library ieee;
294
       Use ieee std_logic_1164 all:
295
       Entity comparator6b is
296
                     op1, op2 : in std_logic_vector(5 downto 0); -- our two 6b inputs.
297
                     equal : out std_logic -- our 1 bit equal signal. 1 if op1 = op2, else 0.
298
299
       end comparator6b;
       Architecture a of comparator6b is
300
301
       begin
302
          Process (op1, op2)
303
          begin
              if op1 = op2 then -- if they are equal, represent that on equal.
   equal <= '1';</pre>
304
305
306
                 equal <= '0';
307
308
              end if:
309
          end process;
310
       end a;
311
       -- Finally, we will need a 16b PISO shift regerister.
312
313
              in our circuit schematic, we wired two 8 bit shift regeristers together, but here, we
       can just create a 48b shift register.
      Library ieee;
Use ieee.std_logic_1164.all;
314
315
316
       Entity piso48b is
          port (
317
                    parallel_In: in std_logic_vector(47 downto 0); -- the 16 bits of input for
       parallel loading
318
                     SorL : in std_logic; -- the Shift/Load signal. 1 = shift, 0 = load
```

Date: April 29, 2018

356

```
319
                   clk : in std_logic; -- the clock signal for the DFFs contained in the shift reg.
320
                   q : out std_logic -- we shift out through this bit.
321
      end piso48b;
322
323
      Architecture a of piso48b is
324
          signal temp : std_logic_vector(47 downto 0);
325
      begin
          -- Note: in this shift regerister, elements are shifted "up" meaning that an item which
326
      enters at temp(0) is consecutively shifted down the register to temp(47) at which point it
      shows up on the output q.
327
          process(clk) -- Our register updates every clock cycle, nothing is asynchronous.
328
          begin
             if clk'EVENT and clk = '1' then
  if SorL = '0' then_-- we should load from our parallel input
329
330
331
                   temp <= parallel_In;</pre>
                else -- otherwise we should shift down the register.
332
333
                   temp(47 downto 1) \le temp(46 downto 0);
                   temp(0) \leftarrow 1'; -- we never need to shift in serial for this project
334
      component, so we can simply simulate shifting in a zero.
335
                end if;
336
             end if:
337
          end process;
338
339
         q \leftarrow temp(47); -- connect our temp vector (the zero element) to our output.
340
      end a:
341
342
      -- Tristate Buffer
      Library ieee; use ieee.std_logic_1164.all;
343
344
345
      entity tri_state_buffer_top is
346
          Port( A : in std_logic;
                                       -- single buffer input
347
                EN : in std_logic;
                                       -- single buffer enable
348
                Y : out std_logic
                                       -- single buffer output
349
350
      end tri_state_buffer_top;
      architecture Behavioral of tri_state_buffer_top is
351
352
         -- single active low enabled tri-state buffer
Y <= A when (EN = '1') else 'Z';</pre>
353
354
355
      end Behavioral;
```