```
1
      Library ieee;
      use ieee std_logic_1164.all;
 5
      -- This program is written for the 2017 Spring DLD class at Grove City College. The goal is to create a system which polls classrooms around campus to clooect information from them.
      -- Information collected is ClassroomInUse, LightsAreOn, and ProjectorIsOn.
-- ClassroomInUse being a 1 represents that the classroom is being used, all of these
 6
      signals come from sensors in the classroom that are explained in the writup attached with
      this code.
8
9
      -- This VHDL program is written by Theo Stangebye, stangebyeTO1@gcc.edu, April 2017.
10
      entity CampusController_is
11
     port( gpio : inout std_logic_vector(7 downto 0);
so that the LEDs are not "Ghosted on".
   ledr : out std_logic_vector(17 downto 0);
   ledg : out std_logic_vector(8 downto 0);
   sw : in std_logic_vector(17 downto 0);
   key : in std_logic_vector (3 downto 0)
12
                                                                    -- We clear all of the io on the baord
14
15
16
17
18
      end CampusController;
19
20
      -- The campus Controller will poll classrooms (which are simulated on another VHDL board).
      It will output a 2 bit integer which represents the ID of 1 of 4 classrooms.
21
      -- When a classroom's id is broadcasted on the RoomID bits, that classroom will connect to
      the communication bus (1 bit wide) and send it's information over a serial connection to
      this campus controller.
22
      architecture a of CampusController is
23
24
          -- COMPONENT DECLARATIONS
25
26
27
28
29
30
          component 1s74 is -- This is a standard DFF.
             port( d, clr, pre, clk : in std_logic;
                     q : out std_logic
          end component;
31
32
33
34
          -- Delcare Asynchronous clear 4 bit counter
          component vhdl_binary_counter is
                        C, CLR : in std_logic;
Q : out std_logic_vector(3 downto 0)
35
36
                     ):
          end component;
37
38
          -- Synchronous 4 bit counter
39
          component 1s163 is
40
             port( C, CLR : in std_logic;
41
                     Q : out std_logic_vector(3 downto 0)
42
43
          end component;
44
45
          -- SIPO Shift Regerister.
46
          component sipo is
                         clk, clear : in std_logic;
Input_Data: in std_logic;
Q: out std_logic_vector(15 downto 0)
47
             port (
48
49
50
51
52
          end component;
53
          -- Much of the register file code is derived from online lecture slides, see entity
      declaration for more.
54
          component register_file is
55
                         src_s0 : in std_logic; -- src_s0 and src_s0 are the selection bits which
      decide which register the selectedData out gets its bits from.
56
57
58
                     src_s1 : in std_logic;
des_A0 : in std_logic; -- address of register file for writing to.
des_A1 : in std_logic;
59
                     writeToReg: in std_logic; -- when we want to write to the Register.
                     Clk: in std_logic; -- clock signal.
data_src: in std_logic; -- this is an artifact from the walkthrough slides.
60
61
62
                     data : in std_logic_vector(3 downto 0); -- Data input that we want to write.
                     reg0 : out std_logic_vector(3 downto 0); -- register 0 contents
63
64
                     reg1 : out std_logic_vector(3 downto 0); -- register 1 contents, etc.
```

```
65
                                  reg2 : out std_logic_vector(3 downto 0);
  66
                                  reg3 : out std_logic_vector(3 downto 0);
  67
                                  selectedData : out std_logic_vector(3 downto 0) -- the data selected by src_s1
           and src_s0
  68
                 end component;
  69
  70
  71
                 -- SIGNALS
  72
                 Signal rxin: std_logic_vector(15 downto 0); -- this signal represents the last 16 bits
           recieved on the RX input.
                 Signal RoomID: std_logic_vector(3 downto 0); -- RoomID will be the binary number of the
  73
           classroom that we are talking to,
           Signal tx, Master_Clock, rx : std_logic; -- tx can be used to communicate in serial on, Master_Clock is the main clock signal, and RX is our recieving bit.

Signal StartFlag, EndFlag, BitStringAlligned: std_logic; -- the startFlag is thrown after a predetermined serial stream is recieved which represeents a ClassroomController
  74
  75
           Coming Online.
                 -- the ENd is thrown after a predetermined serial stream is recieved which represeents a
  76
           ClassroomController Coming Online.
                 -- BitStringAlligned is thrown when we are ready to load the bitstream from RX into our
  77
  78
  79
           begin
  80
  81
                 -- GPIO INPUTS AND OUTPUTS
  82
                      rx \ll gpio(4);
                                                      -- input from classroomController
  83
                      gpio(3) \ll tx;
                                                        -- we could talk to classroomControllers on this.
                      gpio(1 downto 0) <= RoomID(1 downto 0); -- Broadcast RoomID to ClassroomControllers
Master_Clock <= gpio(7); -- Read clock from arduino.
ledg(8) <= Master_Clock; -- flash LEDG(8) with clock signal.
-- share clock signal with children.</pre>
  84
  85
  86
  87
  88
                      gpio(5) <= Master_clock; -- Tranmit clock signal to connected classroomContorllers.</pre>
  89
  90
                      -- Hook up RX to shift Regerister - this takes a serial stream in and produces a
           parallel output representing the last 16 bits that came through on the shift register.
  91
                      inputReg : sipo port map (clk => Master_Clock, Clear =>
                                                                                                                                   rxin); -- rxin is the 16bit history of what came in on RX.
  92
                       -- rxin(0) should be the newest bit recieved, rxin(15) the oldest.
  93
  94
                       -- This is some combinational logic that sets StartFlag to '1' when rxin is
           "1010101010101010"
           StartFlag <= (rxin(15) \text{ and } rxin(13) \text{ and } rxin(11) \text{ and } rxin(9) \text{ and } rxin(7) \text{ and } rxin(5) and rxin(3) \text{ and } rxin(1)) \text{ and } Not(rxin(14) \text{ OR } rxin(12) \text{ OR } rxin(10) \text{ Or } rxin(8) \text{ or } rxin(6) \text{ or } rxin(11) \text{ or } rxin
  95
           rxin(4) or rxin(2) or rxin(0));
                          - End flag when rxin is "111111111111111"
  96
  97
                       EndFlag \leftarrow (rxin(15) and rxin(14) and rxin(12) and rxin(11) and rxin(10) and rxin(9)
           and rxin(8) and rxin(7) and rxin(6) and rxin(5) and rxin(4) and rxin(3) and rxin(2) and rxin
           (1) and rxin(0);
 98
  99
                       -- Implement our model for a 74x161 with asynchronous clear. This counter drives our
           RoomID Count.
100
                      RoomIDCounter : vhdl_binary_counter port map (
101
                                  C => EndFlag,
                                  CLR => RoomID(2), -- since we are only talking two 4 classrooms, we will reset
102
           the counter as soon as the binar number changes from 0011 to 0100
103
                                  Q => ROOMID
104
                      );
105
106
                      -- Because this chip does not have an RCO, implement some combinational logic to
           simulate the RCO, when this simulation triggers RCO, we know that the we are ready to read
           from our input shift regerister into our memory circuitry.
107
                      BitStringAlligned <= Not(rxin(15) or rxin(14) or rxin(13) or rxin(12) or rxin(11) or
           rxin(10) or rxin(9) or rxin(8) or rxin(0) or rxin(1) or rxin(2) or rxin(3) or rxin(4);
108
109
                       -- Implement Memory Component:
                      -- A note on the memory component, in a full system where we have as many as 8
110
           classrooms with 64 classrooms a piece, we would need 512 register, since we are only demonstrating 4 classrooms across two buildings, we are going to use a 4 register register
           file.
111
                       -- This specific register file has 4 bit wide registers, we will wire '0' to the MSB
           of the register.
                      Database : register_file port map(
112
                            src_s0 => sw(16), -- since we don't need to read from the register file, these can
113
```

Date: April 29, 2018

```
be Zero.
114
                 src_s1 \Rightarrow sw(17)
115
                 des_A0 \Rightarrow RoomID(0), -- we index our data based on what classroom we are reading
       from
116
                 des_A1 => RoomID(1), -- we index our data based on what classroom we are reading
      from
                writeToReg => bitStringAlligned, -- just like the circuit diagram, this is wired
117
      to execute when the bit string is alligned.
                Clk => Master_Clock, data_src => '0', -- we always want our data to flow from the input bus.
118
119
                 data => '0' & Rxin(7 downto 5), -- Here we assign our 4 bits of Data, zero padded
120
      on the MSB to arrange the 3 bits of data in a 4 bit register.
121
                 reg0 => ledr(3 downto 0), -- here we put the contents of our registers onto LEDs.
122
                 reg1 => ledr(7 downto 4),
123
                 reg2 => ledr(11 downto 8),
                reg3 => ledr(15 downto 12),
selectedData => ledg( 3 downto 0)
124
125
126
             );
127
128
             -- update leds with information as to what our circuit is doing.
129
             Ledg(6) <= BitStringAlligned; -- this implies we're writing to the register file.
             Ledg(7) <= StartFlag; -- this means we got the start flag
Ledg(5) <= EndFlag; -- we got the end flag.
130
131
132
133
      end a;
134
135
136
       -- Create a 74x74 chip a DFF
       -- This component intends to simulate the behaviors of a 74x74 chipset.
137
138
      Library ieee; use ieee std_logic_1164.all;
139
140
      Entity 1s74 is
          port( d, clr, pre, clk : IN std_logic;
141
142
              -- d is the data input
143
             -- clr: ACTIVE LOW: clears the output, q, asynchrnously.
             -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
144
             -- clk is a clock signal (q is typically representitive of what d was 1 clock cycle
145
      ago)
146
                 q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
147
      );
end 1s74;
148
149
       Architecture a of 1s74 is
150
      begin
151
          Process(clk, clr, pre) -- the DFF should update its output when any of these change.
152
          begin
             if clr = '0' then -- preset q to zero, reguardless of d.
153
             q <= '0'; -- note that clr and pre are active low.
elsif pre = '0' then -- preset q to zero, reguardless of d.
154
155
                 q <= '1':
156
             elsif clk'EVENT and clk = '1' then -- mimic d 1 clock cycle ago on q. if d = '1' then
157
158
                    q <= '1';
159
160
                 else
                    q <= '0';
161
                 end if;
162
             end if;
163
164
          end process;
      End a;
165
166
167
      -- Create 4 bit counters.
       -- BASIC 4 bit counter:
168
169
      library ieee;
      use ieee std_logic_1164 all;
170
171
      use ieee.std_logic_unsigned.all;
172
173
       -- this 4 bit counter has an asynchronous clear.
      entity vhdl_binary_counter is
174
175
          port(C, CLR : in std_logic; -- C is the clock signal.
Q : out std_logic_vector(3 downto 0)); -- 4 bit integer output.
176
177
      end vhdl_binary_counter;
178
      architecture bhv of vhdl_binary_counter is
179
180
          signal tmp: std_logic_vector(3 downto 0);
```

```
181
      begin
182
         process (C, CLR)
183
         begin
         if (CLR='1') then
tmp <= "0000";
184
185
         elsif (C'event and C='1') then
186
187
             tmp <= tmp + 1;
188
         end if;
189
         end process;
190
         Q \ll tmp;
191
      end bhv;
192
193
      -- 4 bit counter with Synchronous clear:
194
      -- Note that a 163 would normally include a load function.
      library ieee;
195
      use ieee std_logic_1164.all;
use ieee std_logic_unsigned.all;
196
197
198
      entity 1s163 is
199
         port(C, CLR : in std_logic;
         Q : out std_logic_vector(3 downto 0));
200
201
      end 1s163;
      architecture bhv of 1s163 is
202
203
         signal tmp: std_logic_vector(3 downto 0);
204
205
         process (C, CLR)
206
         begin
         if (C'event and C='1' and CLR='1') then
    tmp <= "0000";</pre>
207
208
         elsif (C'event and C='1') then
209
210
             tmp <= tmp + 1;
211
         end if;
212
         end process;
213
         Q <= tmp;
214
      end bhv;
215
216
      -- Begin SIPO Shift Register - adapted from
      https://allaboutfpga.com/vhdl-code-for-4-bit-shift-register/
217
      library ieee;
      use ieee std_logic_1164 all;
218
      entity sipo is -- the SIPO register takes data in in serial and produces a parallel string
219
      representing the last so many values that appeared in its bitstream input.
220
       port(
221
       clk, clear : in std_logic;
222
       Input_Data: in std_logic
223
       Q: out std_logic_vector(15 downto 0) ); -- this one remembers 16 bits.
224
      end sipo;
225
226
      architecture arch of sipo is
227
       Signal temp : std_logic_vector(15 downto 0);
228
      begin
229
230
       process (clk)
231
       begin
       if clear = '1' then
232
233
       Q \le "0000000000000000";
       temp <= "000000000000000";
234
       elsif (CLK'event and CLK='1') then
235
       temp(15 downto 1) \leftarrow temp(14 downto 0); -- 15 is going to be the oldest data, 0 will be
236
      the newest.
237
       temp(0) \ll Input_Data;
238
       Q <= temp;
239
       end if:
240
       end process;
241
      end arch;
242
243
      -- Create RegisterFile Components:
244
      -- This code comes from the guide at
      https://www.scss.tcd.ie/Michael.Manzke/CS2022/CS2022_vhdl_eighth.pdf
245
      -- from here to the end of this file, the contents are created from the lecture slides at
      the URL above. As such, this code is implemented with sparse comments as the author of the
      lecture materials above neglected to comment his code.
246
      -- 2 to 4 decoder
247
      -- NOTE THIS IS ONLY ONE HALF of a 1s139 chip.
```

```
248
      library IEEE;
249
      use IEEE.STD_LOGIC_1164.ALL;
      use IEEE STD_LOGIC_ARITH ALL;
use IEEE STD_LOGIC_UNSIGNED ALL;
250
251
252
      entity decoder_2to4 is
253
          Port (
254
             Enable: IN std_logic; -- I'm adding an enable signal that we can turn high to write
      to the regerister file.
                                  Disabling the decoder writes O to all of the outputs.
255
             A0 : in std_logic;
256
             A1 : in std_logic;
257
             Q0 : out std_logic;
258
             Q1 : out std_logic;
259
             Q2 : out std_logic;
260
             Q3 : out std_logic);
261
      end decoder_2to4;
262
      architecture Behavioral of decoder_2to4 is
263
          begin
      Q0 \leftarrow ((not A0) and (not A1)) and Enable; -- and enable to implement 0 out of m when the enable bit is '0'
264
             Q1<= (A0 and (not A1)) and Enable;
265
266
             Q2<= ((not A0) and A1) and Enable;
267
             Q3<= (A0 and A1) and Enable;
268
      end Behavioral;
269
270
      -- 4 bit wide 2 to 1 mux
271
       -- this is 1 half of a 74x157 mux
272
      library IEEE;
      use IEEE STD_LOGIC_1164 ALL;
274
      use IEEE STD_LOGIC_ARITH ALL;
use IEEE STD_LOGIC_UNSIGNED ALL;
275
      entity mux2_4bit is
276
277
                    In0 : in std_logic_vector(3 downto 0);
          port (
278
                    In1 : in std_logic_vector(3 downto 0);
279
      s : in std_logic;
280
                    Z : out std_logic_vector(3 downto 0)
281
      end mux2_4bit;
282
283
      architecture Behavioral of mux2_4bit is
284
285
          Z <= In0 when S='0' else
          In1 when S='1'else
286
          "0000":
287
288
      end Behavioral;
289
290
       -- 4 bit wide 4 to 1 MUX
291
      library IEEE;
292
      use IEEE STD_LOGIC_1164 ALL;
293
      use IEEE.STD_LOGIC_ARITH.ALL;
294
      use IEEE.STD_LOGIC_UNSIGNED.ALL;
295
      entity mux4_4bit is
                InO, In1, In2, In3 : in std_logic_vector(3 downto 0);
296
      Port (
                S0, S1 : in std_logic;
Z : out std_logic_vector(3 downto 0)
297
298
299
      end mux4_4bit;
300
      architecture Behavioral of mux4_4bit is
301
302
      begin
303
          Z \leftarrow In0 \text{ when } S0='0' \text{ and } S1='0' \text{ else}
          In1 when S0='1' and S1='0' else
304
          In2 when S0='0' and S1='1' else
305
          In3 when S0='1' and S1='1' else
306
          "0000"
307
308
      end Behavioral;
309
      -- Finally, here is the register component -- this register is 4 bits wide and simulates 4 DFFs wired in parallel.
310
311
       library IEEE;
312
      use IEEE STD_LOGIC_1164 ALL:
313
      use IEEE STD_LOGIC_ARITH ALL:
314
      use IEEE.STD_LOGIC_UNSIGNED.ALL;
315
      entity reg4 is
316
          port ( D : in std_logic_vector(3 downto 0); -- input data to register.
             load, Clk : in std_logic;
317
```

```
Q : out std_logic_vector(3 downto 0) -- output of the register (4 bits in parallel)
       end reg4;
       architecture Behavioral of reg4 is begin
           process(Clk)
          begin
              if (rising_edge(Clk)) then if load='1' then
                     Q \le D;
                  end if:
              end if:
          end process;
       end Behavioral;
       -- Use the register component to create a register file component:
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
      use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
       entity register_file is
                     src_s0 : in std_logic;
          Port (
                     src_s1 : in std_logic;
                     des_A0 : in std_logic;
                     des_A1 : in std_logic;
                     writeToReg: in std_logic; -- I added an enable bit to the 2 to 4 decoder so
       that i can have a write signal here.
                     Clk : in std_logic;
data_src : in std_logic;
data : in std_logic_vector(3 downto 0);
reg0 : out std_logic_vector(3 downto 0);
reg1 : out std_logic_vector(3 downto 0);
                     reg2 : out std_logic_vector(3 downto 0);
                     reg3 : out std_logic_vector(3 downto 0);
                     selectedData : out std_logic_vector(3 downto 0)
       end register_file;
       architecture Behavioral of register_file is
       -- components
       -- 4 bit Register for register file
          COMPONENT reg4 PORT(
   D : IN std_logic_vector(3 downto 0);
   load : IN std_logic;
   Clk : IN std_logic;
              Q : OUT std_logic_vector(3 downto 0)
          );
          END COMPONENT;
          -- 2 to 4 Decoder
          COMPONENT decoder_2to4 PORT(
              Enable: IN std_logic; -- I'm adding an enable signal that we can turn high to write
       to the regerister file.
              A0 : IN std_logic;
A1 : IN std_logic;
              Q0 : OUT std_logic;
Q1 : OUT std_logic;
              Q2 : OUT std_logic;
              Q3 : OUT std_logic
          END COMPONENT;
           -- 2 to 1 line multiplexer
          COMPONENT mux2_4bit PORT(
376
377
              In0 : IN std_logic_vector(3 downto 0);
378
              In1 : IN std_logic_vector(3 downto 0);
              s : IN std_logic;
380
              Z : OUT std_logic_vector(3 downto 0)
381
          END COMPONENT;
382
383
384
          -- 4 to 1 line multiplexer
385
          COMPONENT mux4_4bit PORT(
386
              In0 : IN std_logic_vector(3 downto 0); In1 : IN std_logic_vector(3 downto 0); In2 : IN
        std_logic_vector(3 downto 0); In3 : IN std_logic_vector(3 downto 0); S0 : IN std_logic;
387
              S1 : IN std_logic;
```

445

```
388
             Z : OUT std_logic_vector(3 downto 0)
389
390
          END COMPONENT:
391
392
          -- signals
393
          signal load_reg0, load_reg1, load_reg2, load_reg3 : std_logic;
394
          signal reg0_q, reg1_q, reg2_q, reg3_q, data_src_mux_out, src_reg : std_logic_vector(3
      downto 0);
395
396
      begin
397
398
          -- port maps ;-)
399
          -- register 0
400
          reg00: reg4 PORT MAP(
401
             D => data_src_mux_out,
402
             load => load_reg0, Clk => Clk,
403
             Q \Rightarrow reg0_q
         );
404
405
          -- register 1
406
          reg01: reg4 PORT MAP(
407
             D => data_src_mux_out,
             load => load_reg1,
408
409
             C1k \Rightarrow C1k
410
             Q = reg1_q
411
          );
412
          -- register 2
413
          reg02: reg4 PORT MAP(
414
             D => data_src_mux_out,
415
             load => load_reg2, Clk => Clk,
416
             Q = reg2_q
417
418
          -- register 3
419
          reg03: reg4 PORT MAP(
             D => data_src_mux_out,
420
421
             load => load_reg3, Clk => Clk,
422
             Q = reg3_q
423
424
          -- Destination register decoder
425
             des_decoder_2to4: decoder_2to4 PORT MAP( Enable => writeToReg, A0 => des_A0,
426
             A1 \Rightarrow des_A1, Q0 \Rightarrow load_reg0, Q1 \Rightarrow load_reg1, Q2 \Rightarrow load_reg2, Q3 \Rightarrow load_reg3
427
428
          -- 2 to 1 Data source multiplexer
          data_src_mux2_4bit: mux2_4bit PORT MAP( In0 => data,
429
430
             In1 => src_reg,
431
             s => data_src,
432
             Z => data_src_mux_out
433
          );
434
             4 to 1 source register multiplexer
435
             Inst_mux4_4bit: mux4_4bit PORT MAP( In0 => reg0_q,
             In1 \Rightarrow reg1_q, In2 \Rightarrow reg2_q, In3 \Rightarrow reg3_q, S0 \Rightarrow src_s0, S1 \Rightarrow src_s1, Z \Rightarrow src_reg
436
437
          );
438
439
          selectedData <= src_reg :-- Send Selected data to selectedData output
440
441
          reg0 <= reg0_q; reg1 <= reg1_q; reg2 <= reg2_q; reg3 <= reg3_q;
442
      end Behavioral;
443
444
      -- END REGISTER FILE
```