

```

1  Library ieee;
2
3  use ieee.std_logic_1164.all;
4
5  -- This program is written for the 2017 Spring DLD class at Grove City College. The goal is
6  -- to create a system which polls classrooms around campus to collect information from them.
7  -- Information collected is ClassroomInUse, LightsAreOn, and ProjectorIsOn.
8  -- ClassroomInUse being a 1 represents that the classroom is being used, all of these
9  -- signals come from sensors in the classroom that are explained in the writup attached with
10 -- this code.
11
12 -- This VHDL program is written by Theo Stangebye, stangebyeT01@gcc.edu, April 2017.
13
14 entity CampusController is
15 port( gpio : inout std_logic_vector(7 downto 0); -- we clear all of the io on the board
16       so that the LEDs are not "ghosted on".
17       ledr : out std_logic_vector(17 downto 0);
18       ledg : out std_logic_vector(8 downto 0);
19       sw : in std_logic_vector(17 downto 0);
20       key : in std_logic_vector(3 downto 0)
21 );
22 end CampusController;
23
24 -- The campus Controller will poll classrooms (which are simulated on another VHDL board).
25 -- It will output a 2 bit integer which represents the ID of 1 of 4 classrooms.
26 -- When a classroom's id is broadcasted on the RoomID bits, that classroom will connect to
27 -- the communication bus (1 bit wide) and send it's information over a serial connection to
28 -- this campus controller.
29 architecture a of CampusController is
30
31     -- COMPONENT DECLARATIONS
32     component ls74 is -- This is a standard DFF.
33     port( d, clr, pre, clk : in std_logic;
34          q : out std_logic
35     );
36     end component;
37
38     -- Declare Asynchronous clear 4 bit counter
39     component vhd1_binary_counter is
40     port ( C, CLR : in std_logic;
41           Q : out std_logic_vector(3 downto 0)
42     );
43     end component;
44
45     -- Synchronous 4 bit counter
46     component ls163 is
47     port( C, CLR : in std_logic;
48           Q : out std_logic_vector(3 downto 0)
49     );
50     end component;
51
52     -- SIPO Shift Register.
53     component sipo is
54     port ( clk, clear : in std_logic;
55           Input_Data: in std_logic;
56           Q: out std_logic_vector(15 downto 0)
57     );
58     end component;
59
60     -- Much of the register file code is derived from online lecture slides, see entity
61     -- declaration for more.
62     component register_file is
63     Port ( src_s0 : in std_logic; -- src_s0 and src_s1 are the selection bits which
64           decide which register the selectedData out gets its bits from.
65           src_s1 : in std_logic;
66           des_A0 : in std_logic; -- address of register file for writing to.
67           des_A1 : in std_logic;
68           writeToReg : in std_logic; -- when we want to write to the Register.
69           clk : in std_logic; -- clock signal.
70           data_src : in std_logic; -- this is an artifact from the walkthrough slides.
71           data : in std_logic_vector(3 downto 0); -- Data input that we want to write.
72           reg0 : out std_logic_vector(3 downto 0); -- register 0 contents
73           reg1 : out std_logic_vector(3 downto 0); -- register 1 contents, etc.

```

```

65         reg2 : out std_logic_vector(3 downto 0);
66         reg3 : out std_logic_vector(3 downto 0);
67         selectedData : out std_logic_vector(3 downto 0) -- the data selected by src_s1
and src_s0
68     );
69     end component;
70
71     -- SIGNALS
72     signal rxin : std_logic_vector(15 downto 0); -- this signal represents the last 16 bits
recieved on the RX input.
73     signal RoomID : std_logic_vector(3 downto 0); -- RoomID will be the binary number of the
classroom that we are talking to,
74     signal tx, Master_Clock, rx : std_logic; -- tx can be used to communicate in serial on,
Master_Clock is the main clock signal, and RX is our recieving bit.
75     signal StartFlag, EndFlag, BitStringAligned : std_logic; -- the startFlag is thrown
after a predetermined serial stream is recieved which represents a ClassroomController
Coming Online.
76     -- the END is thrown after a predetermined serial stream is recieved which represents a
ClassroomController Coming Online.
77     -- BitStringAligned is thrown when we are ready to load the bitstream from RX into our
DB.
78
79     begin
80
81         -- GPIO INPUTS AND OUTPUTS
82         rx <= gpio(4); -- input from classroomController
83         gpio(3) <= tx; -- we could talk to classroomControllers on this.
84         gpio(1 downto 0) <= RoomID(1 downto 0); -- Broadcast RoomID to ClassroomControllers
85         Master_Clock <= gpio(7); -- Read clock from arduino.
86         ledg(8) <= Master_Clock; -- flash LEDG(8) with clock signal.
87         -- share clock signal with children.
88         gpio(5) <= Master_Clock; -- Transmit clock signal to connected classroomContorllers.
89
90         -- Hook up RX to shift Regerister - this takes a serial stream in and produces a
parallel output representing the last 16 bits that came through on the shift register.
91         inputReg : sipo port map (clk => Master_Clock, Clear => '0', Input_Data => rx, q =>
rxin); -- rxin is the 16bit history of what came in on RX.
92         -- rxin(0) should be the newest bit recieved, rxin(15) the oldest.
93
94         -- This is some combinational logic that sets StartFlag to '1' when rxin is
"1010101010101010"
95         StartFlag <= (rxin(15) and rxin(13) and rxin(11) and rxin(9) and rxin(7) and rxin(5)
and rxin(3) and rxin(1)) and Not(rxin(14) OR rxin(12) OR rxin(10) OR rxin(8) OR rxin(6) OR
rxin(4) OR rxin(2) OR rxin(0));
96         -- End flag when rxin is "1111111111111111"
97         EndFlag <= (rxin(15) and rxin(14) and rxin(12) and rxin(11) and rxin(10) and rxin(9)
and rxin(8) and rxin(7) and rxin(6) and rxin(5) and rxin(4) and rxin(3) and rxin(2) and rxin
(1) and rxin(0));
98
99         -- Implement our model for a 74x161 with asynchronous clear. This counter drives our
RoomID Count.
100         RoomIDCounter : vhd1_binary_counter port map (
101             C => EndFlag,
102             CLR => RoomID(2), -- since we are only talking two 4 classrooms, we will reset
the counter as soon as the binar number changes from 0011 to 0100
103             Q => RoomID
104         );
105
106         -- Because this chip does not have an RCO, implement some combinational logic to
simulate the RCO, when this simulation triggers RCO, we know that the we are ready to read
from our input shift regeister into our memory circuitry.
107         BitStringAligned <= Not(rxin(15) or rxin(14) or rxin(13) or rxin(12) or rxin(11) or
rxin(10) or rxin(9) or rxin(8) or rxin(0) or rxin(1) or rxin(2) or rxin(3) or rxin(4));
108
109         -- Implement Memory Component:
110         -- A note on the memory component, in a full system where we have as many as 8
classrooms with 64 classrooms a piece, we would need 512 register, since we are only
demonstrating 4 classrooms across two buildings, we are going to use a 4 register register
file.
111         -- This specific register file has 4 bit wide registers, we will wire '0' to the MSB
of the register.
112         Database : register_file port map(
113             src_s0 => sw(16), -- since we don't need to read from the register file, these can

```

```

be Zero.
114     src_s1 => sw(17),
115     des_A0 => RoomID(0), -- we index our data based on what classroom we are reading
from
116     des_A1 => RoomID(1), -- we index our data based on what classroom we are reading
from
117     writeToReg => bitStringAlligned, -- just like the circuit diagram, this is wired
to execute when the bit string is alligned.
118     clk => Master_Clock,
119     data_src => '0', -- we always want our data to flow from the input bus.
120     data => '0' & Rxin(7 downto 5), -- Here we assign our 4 bits of Data, zero padded
on the MSB to arrange the 3 bits of data in a 4 bit register.
121     reg0 => ledr(3 downto 0), -- here we put the contents of our registers onto LEDs.
122     reg1 => ledr(7 downto 4),
123     reg2 => ledr(11 downto 8),
124     reg3 => ledr(15 downto 12),
125     selectedData => ledg( 3 downto 0)
126 );
127
128 -- update leds with information as to what our circuit is doing.
129 Ledg(6) <= BitStringAlligned; -- this implies we're writing to the register file.
130 Ledg(7) <= StartFlag; -- this means we got the start flag
131 Ledg(5) <= EndFlag; -- we got the end flag.
132
133 end a;
134
135
136 -- Create a 74x74 chip a DFF
137 -- This component intends to simulate the behaviors of a 74x74 chipset.
138 library ieee;
139 use ieee.std_logic_1164.all;
140 Entity ls74 is
141     port( d, clr, pre, clk : IN std_logic;
142           -- d is the data input
143           -- clr: ACTIVE LOW: clears the output, q, asynchronously.
144           -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
145           -- clk is a clock signal (q is typically representative of what d was 1 clock cycle
ago)
146           q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
147     );
148 end ls74;
149 Architecture a of ls74 is
150 begin
151     Process(clk, clr, pre) -- the DFF should update its output when any of these change.
152     begin
153         if clr = '0' then -- preset q to zero, regardless of d.
154             q <= '0'; -- note that clr and pre are active low.
155         elsif pre = '0' then -- preset q to zero, regardless of d.
156             q <= '1';
157         elsif clk'EVENT and clk = '1' then -- mimic d 1 clock cycle ago on q.
158             if d = '1' then
159                 q <= '1';
160             else
161                 q <= '0';
162             end if;
163         end if;
164     end process;
165 End a;
166
167 -- Create 4 bit counters.
168 -- BASIC 4 bit counter:
169 library ieee;
170 use ieee.std_logic_1164.all;
171 use ieee.std_logic_unsigned.all;
172
173 -- this 4 bit counter has an asynchronous clear.
174 entity vhd1_binary_counter is
175     port(C, CLR : in std_logic; -- C is the clock signal.
176           Q : out std_logic_vector(3 downto 0)); -- 4 bit integer output.
177 end vhd1_binary_counter;
178
179 architecture bhv of vhd1_binary_counter is
180     signal tmp: std_logic_vector(3 downto 0);

```

```

181 begin
182     process (C, CLR)
183     begin
184         if (CLR='1') then
185             tmp <= "0000";
186         elsif (C'event and C='1') then
187             tmp <= tmp + 1;
188         end if;
189     end process;
190     Q <= tmp;
191 end bhv;
192
193 -- 4 bit counter with Synchronous clear:
194 -- Note that a 163 would normally include a load function.
195 library ieee;
196 use ieee.std_logic_1164.all;
197 use ieee.std_logic_unsigned.all;
198 entity ls163 is
199     port(C, CLR : in std_logic;
200          Q : out std_logic_vector(3 downto 0));
201 end ls163;
202 architecture bhv of ls163 is
203     signal tmp: std_logic_vector(3 downto 0);
204 begin
205     process (C, CLR)
206     begin
207         if (C'event and C='1' and CLR='1') then
208             tmp <= "0000";
209         elsif (C'event and C='1') then
210             tmp <= tmp + 1;
211         end if;
212     end process;
213     Q <= tmp;
214 end bhv;
215
216 -- Begin SIPO Shift Register - adapted from
217 https://allaboutfpga.com/vhdl-code-for-4-bit-shift-register/
218 library ieee;
219 use ieee.std_logic_1164.all;
220 entity sipo is -- the SIPO register takes data in in serial and produces a parallel string
221     port(
222         clk, clear : in std_logic;
223         Input_Data: in std_logic;
224         Q: out std_logic_vector(15 downto 0) ); -- this one remembers 16 bits.
225 end sipo;
226
227 architecture arch of sipo is
228     signal temp : std_logic_vector(15 downto 0);
229 begin
230     process (clk)
231     begin
232         if clear = '1' then
233             Q <= "0000000000000000";
234             temp <= "0000000000000000";
235         elsif (CLK'event and CLK='1') then
236             temp(15 downto 1) <= temp(14 downto 0); -- 15 is going to be the oldest data, 0 will be
237             temp(0) <= Input_Data;
238             Q <= temp;
239         end if;
240     end process;
241 end arch;
242
243 -- Create RegisterFile Components:
244 -- This code comes from the guide at
245 https://www.scss.tcd.ie/Michael.Manzke/CS2022/CS2022\_vhdl\_eighth.pdf
246 -- from here to the end of this file, the contents are created from the lecture slides at
247 -- the URL above. As such, this code is implemented with sparse comments as the author of the
248 -- lecture materials above neglected to comment his code.
249 -- 2 to 4 decoder
250 -- NOTE THIS IS ONLY ONE HALF of a ls139 chip.

```

```

248 library IEEE;
249 use IEEE.STD_LOGIC_1164.ALL;
250 use IEEE.STD_LOGIC_ARITH.ALL;
251 use IEEE.STD_LOGIC_UNSIGNED.ALL;
252 entity decoder_2to4 is
253     Port (
254         Enable : IN std_logic; -- I'm adding an enable signal that we can turn high to write
to the register file. Disabling the decoder writes 0 to all of the outputs.
255         A0 : in std_logic;
256         A1 : in std_logic;
257         Q0 : out std_logic;
258         Q1 : out std_logic;
259         Q2 : out std_logic;
260         Q3 : out std_logic);
261 end decoder_2to4;
262 architecture Behavioral of decoder_2to4 is
263     begin
264         Q0<= ((not A0) and (not A1)) and Enable; -- and enable to implement 0 out of m when
the enable bit is '0'
265         Q1<= (A0 and (not A1)) and Enable;
266         Q2<= ((not A0) and A1) and Enable;
267         Q3<= (A0 and A1) and Enable;
268     end Behavioral;
269
270 -- 4 bit wide 2 to 1 mux
271 -- this is 1 half of a 74x157 mux
272 library IEEE;
273 use IEEE.STD_LOGIC_1164.ALL;
274 use IEEE.STD_LOGIC_ARITH.ALL;
275 use IEEE.STD_LOGIC_UNSIGNED.ALL;
276 entity mux2_4bit is
277     port (    In0 : in std_logic_vector(3 downto 0);
278             In1 : in std_logic_vector(3 downto 0);
279     s : in std_logic;
280         Z : out std_logic_vector(3 downto 0)
281     );
282 end mux2_4bit;
283 architecture Behavioral of mux2_4bit is
284     begin
285         Z <= In0 when S='0' else
286             In1 when S='1' else
287             "0000";
288     end Behavioral;
289
290 -- 4 bit wide 4 to 1 MUX
291 library IEEE;
292 use IEEE.STD_LOGIC_1164.ALL;
293 use IEEE.STD_LOGIC_ARITH.ALL;
294 use IEEE.STD_LOGIC_UNSIGNED.ALL;
295 entity mux4_4bit is
296     Port (    In0, In1, In2, In3 : in std_logic_vector(3 downto 0);
297             S0, S1 : in std_logic;
298         Z : out std_logic_vector(3 downto 0)
299     );
300 end mux4_4bit;
301 architecture Behavioral of mux4_4bit is
302     begin
303         Z <= In0 when S0='0' and S1='0' else
304             In1 when S0='1' and S1='0' else
305             In2 when S0='0' and S1='1' else
306             In3 when S0='1' and S1='1' else
307             "0000";
308     end Behavioral;
309
310 -- Finally, here is the register component -- this register is 4 bits wide and simulates 4
DFFs wired in parallel.
311 library IEEE;
312 use IEEE.STD_LOGIC_1164.ALL;
313 use IEEE.STD_LOGIC_ARITH.ALL;
314 use IEEE.STD_LOGIC_UNSIGNED.ALL;
315 entity reg4 is
316     port ( D : in std_logic_vector(3 downto 0); -- input data to register.
317         load, Clk : in std_logic;

```

```

318     Q : out std_logic_vector(3 downto 0) -- output of the register (4 bits in parallel)
319 );
320 end reg4;
321 architecture Behavioral of reg4 is begin
322     process(Clk)
323     begin
324         if (rising_edge(Clk)) then
325             if load='1' then
326                 Q<=D;
327             end if;
328         end if;
329     end process;
330 end Behavioral;
331
332 -- Use the register component to create a register file component:
333 library IEEE;
334 use IEEE.STD_LOGIC_1164.ALL;
335 use IEEE.STD_LOGIC_ARITH.ALL;
336 use IEEE.STD_LOGIC_UNSIGNED.ALL;
337 entity register_file is
338     port (
339         src_s0 : in std_logic;
340         src_s1 : in std_logic;
341         des_A0 : in std_logic;
342         des_A1 : in std_logic;
343         writeToReg : in std_logic; -- I added an enable bit to the 2 to 4 decoder so
344         that i can have a write signal here.
345         Clk : in std_logic;
346         data_src : in std_logic;
347         data : in std_logic_vector(3 downto 0);
348         reg0 : out std_logic_vector(3 downto 0);
349         reg1 : out std_logic_vector(3 downto 0);
350         reg2 : out std_logic_vector(3 downto 0);
351         reg3 : out std_logic_vector(3 downto 0);
352         selectedData : out std_logic_vector(3 downto 0)
353     );
354 end register_file;
355 architecture Behavioral of register_file is
356     -- components
357     -- 4 bit Register for register file
358     COMPONENT reg4 PORT(
359         D : IN std_logic_vector(3 downto 0);
360         load : IN std_logic;
361         Clk : IN std_logic;
362         Q : OUT std_logic_vector(3 downto 0)
363     );
364     END COMPONENT;
365
366     -- 2 to 4 Decoder
367     COMPONENT decoder_2to4 PORT(
368         Enable : IN std_logic; -- I'm adding an enable signal that we can turn high to write
369         to the regerister file.
370         A0 : IN std_logic;
371         A1 : IN std_logic;
372         Q0 : OUT std_logic;
373         Q1 : OUT std_logic;
374         Q2 : OUT std_logic;
375         Q3 : OUT std_logic
376     );
377     END COMPONENT;
378
379     -- 2 to 1 line multiplexer
380     COMPONENT mux2_4bit PORT(
381         In0 : IN std_logic_vector(3 downto 0);
382         In1 : IN std_logic_vector(3 downto 0);
383         s : IN std_logic;
384         Z : OUT std_logic_vector(3 downto 0)
385     );
386     END COMPONENT;
387
388     -- 4 to 1 line multiplexer
389     COMPONENT mux4_4bit PORT(
390         In0 : IN std_logic_vector(3 downto 0); In1 : IN std_logic_vector(3 downto 0); In2 : IN
391         std_logic_vector(3 downto 0); In3 : IN std_logic_vector(3 downto 0); S0 : IN std_logic;
392         S1 : IN std_logic;

```



```

388     Z : OUT std_logic_vector(3 downto 0)
389 );
390 END COMPONENT;
391
392 -- signals
393 signal load_reg0, load_reg1, load_reg2, load_reg3 : std_logic;
394 signal reg0_q, reg1_q, reg2_q, reg3_q, data_src_mux_out, src_reg : std_logic_vector(3
downto 0);
395
396 begin
397     -- port maps ;- )
398     -- register 0
399     reg00: reg4 PORT MAP(
400         D => data_src_mux_out,
401         load => load_reg0, Clk => Clk,
402         Q => reg0_q
403     );
404     -- register 1
405     reg01: reg4 PORT MAP(
406         D => data_src_mux_out,
407         load => load_reg1,
408         Clk => Clk,
409         Q => reg1_q
410     );
411     -- register 2
412     reg02: reg4 PORT MAP(
413         D => data_src_mux_out,
414         load => load_reg2, Clk => Clk,
415         Q => reg2_q
416     );
417     -- register 3
418     reg03: reg4 PORT MAP(
419         D => data_src_mux_out,
420         load => load_reg3, Clk => Clk,
421         Q => reg3_q
422     );
423     -- Destination register decoder
424     des_decoder_2to4: decoder_2to4 PORT MAP( Enable => writeToReg, A0 => des_A0,
425         A1 => des_A1, Q0 => load_reg0, Q1 => load_reg1, Q2 => load_reg2, Q3 => load_reg3
426     );
427     -- 2 to 1 Data source multiplexer
428     data_src_mux2_4bit: mux2_4bit PORT MAP( In0 => data,
429         In1 => src_reg,
430         s => data_src,
431         Z => data_src_mux_out
432     );
433     -- 4 to 1 source register multiplexer
434     Inst_mux4_4bit: mux4_4bit PORT MAP( In0 => reg0_q,
435         In1 => reg1_q, In2 => reg2_q, In3 => reg3_q, S0 => src_s0, S1 => src_s1, Z => src_reg
436     );
437     selectedData <= src_reg ;-- send selected data to selectedData output
438
439     reg0 <= reg0_q; reg1 <= reg1_q; reg2 <= reg2_q; reg3 <= reg3_q;
440 end Behavioral;
441
442 -- END REGISTER FILE
443
444
445

```