## DIGITAL LOGIC DESIGN PROJECT

Daniel Colflesh | Armand Ignelzi | Nathaniel Shaffer | Theo Stangebye

# The Concentration Companion

### **Problem Statement:**

Grove City College, everyone knows how hard the academics are. In order to do well at this rigorous institution, you must work hard and study to keep your grades up. Finding a place to study at this college can be stressful, but with the Concentration Companion that problematic situation is no more. The Concentration Companion will help the individual locate an open spot to study or do homework. Many people waste their time looking around for an open spot and end up irate and miserable, which may result in the completion of zero work by the end of the day. The Concentration Companion will also be useful specific to the case of signing in and out of classrooms in the Hall of Arts and Letters. There are many great benefits to the addition of the Concentration Companion to Grove City's campus. Most importantly it will help students become even more efficient while providing peace of mind that they have a spot to complete their assignments.

## **Purpose:**

The main purpose of the Concentration Companion is to make it easier for students at Grove City College to find a place to study or do their work. This project idea has other benefits to it as well. For example, many students forget to turn off the lights and projectors when they leave. The Concentration Companion would solve this, optimizing power consumption as well as lowering maintenance costs, and expanding the life of projector/light bulbs. Finally, the Concentration Companion eliminates the need for signing in and out of classrooms during evening hours in HAL. The sign in system is inaccurate and flawed in that many students don't sign in or out. The Concentration Companion automatically determines whether or not a

#### **GROVE CITY COLLEGE**

classroom is in use. Clearly, there are many positive attributes to the Concentration Companion that will better the academic lives and careers of the students at Grove City College.

## **Design Goals:**

- 1. Our first goal is to be able collect data from individual classrooms and store it in a central location.
- The second goal is to develop a robust communication protocol using flags in our bit streams, a master clock cycle for the whole system, and room IDs and Hi-Z states for inactive rooms.
- 3. The third goal is to be able to turn off projectors and lights when the room is not in use.
- 4. The fourth goal is cost efficiency. This is achieved by polling the data onto a bus minimizing the amount of materials needed for the system.

## **Roles:**

#### Theo Strangebye:

-Project Manager, VHDL coding for Campus Controller and Classroom Controller and design goals.

#### Daniel Colflesh:

-Campus Controller circuit schematic, documentation, meeting minutes and design goals.

#### Nathaniel Shaffer:

-Classroom Controller circuit schematic, documentation and design goals.

#### Armand Ignelzi:

-Building Controller circuit schematic and VHDL code, documentation and design goals.

#### **GROVE CITY COLLEGE**

## **Documentation:**

### **Classroom Controller:**

Each classroom has one Classroom Controller that has 7 inputs and 3 outputs.

#### **Inputs**:

- LightsOn
- ProjectorOn
- ClassroomInUse
- RoomID
- Clock in
- RX
- -LightsOn and ProjectorOn are each connected to sensors that output a value of '1' if the lights or projector is on.
- -ClassroomInUse is connected to a thermal sensor that outputs a value of '1' if it detects an object with a temperature of at least 90 degrees Fahrenheit.
- -RoomID is a 6 bit integer. The campus controller will output the Room ID number of the classroom it wants to communicate with and the classroom controller with that Room ID number will come online and transmit its information.
- -Clock in is the input of the master clock signal.
- -RX is not currently used in our designs for the Classroom Controller, but could be used in the future for two way communication.

#### Outputs:

- Lights Enable
- Projector Enable
- Tx 1
- -Lights\_Enable enables the lights to be turned on from within the classroom, otherwise it disables the lights, turning them off.

#### **GROVE CITY COLLEGE**

- -Projector\_Enable enables the projector to be turned on from within the classroom, otherwise is disables the projector, turning it off.
- Tx\_1 is the serial communication output. Classroom data is communicated to Campus Controller through this output.

#### **Campus Controller:**

The Campus Controller has 2 inputs and 3 outputs.

#### **Inputs**:

- Rx
- Clock in
- -Rx is the serial communication input. The Campus Controller receives this data from the Classroom Controller.
- -Clock\_in is the input of the master clock signal. In this case the master clock signal is generated by an Arduino.

#### Outputs:

- RoomID
- Clock out
- TX
- -RoomID is a 6 bit integer that is used to select a classroom for polling. The Campus Controller outputs the Room ID number of the classroom with which it wishes to communicate.
- -Clock\_out is the output for the master clock signal to the rest of the system.
- -The TX bit is not currently used in the Campus Controller but could be used to establish two way communication with the Classroom Controllers.

The system itself contains 4 Classroom Controllers and 1 Campus Controller in our altera simulation.


## **Evaluation:**


The final implementation of the system achieved all of the design goals that we originally decided. The system solved the main problem of not knowing which classrooms were available to study in, with the added benefit of limiting unnecessary power consumption and extending the life of projector and ceiling light bulbs. Ultimately the system saves Grove City's students time and effort while simultaneously saving money. While the final implementation of our system is limited in scope, it can be scaled up to accommodate as many rooms necessary. The implementation presented in class is a basic proof of concept.

There were several design stages that we went through. Initially we started with a design that had 3 controllers: classroom, building and campus. We also had 64 classrooms per building and 4 buildings. Due to limited availability of hardware for simulation purposes, we decided to make system have 4 classrooms, 2 buildings and 1 campus controller. After the three-controller system failed, and because of time restraints, the decision was made to simplify the system by removing the Building Controller completely and modify the Classroom and Campus controllers to communicate with one another.

Overall the process of designing and implementing our system was challenging but went fairly smoothly. We started with an initial solution to the problem but were forced to simplify and modify the solution to a more realistic design. We all learned a lot about digital logic and the process of engineering.

	0	1	2	3	4	5	6	7	8	
A										A
В		LightsAreO ProjectorO Classroomini ProjectorEnak	n_in	D_1)\ D_2)\		/comID0(RconID_0) /comID1(RconID_1) /comID2(RconID_2) /comID3(RconID_3)	RoomID_0 RoomID_1 RoomID_2 RoomID_3 RoomID_4	ampusController		В
С		LightsEnabl		D_4)、 BuildingCommBu 可以	s BuildingComm	∕CCTx(TX) ∕CCRv(RX)	RoomID_5  TX  RX  MasterClockOut			С
D										D
E										E
F								THE		F
G								Title: Ground Designed By Theo Stange	upProject r: ebye	Initial G
	0	1	2	3	4	5	6	7	8	





Date: April 29, 2018

CampusController.vhd Project: CampusController

```
Library ieee;
       use ieee.std_logic_1164.all;
       -- This program is written for the 2017 Spring DLD class at Grove City College. The goal is to create a system which polls classrooms around campus to clooect information from them.
       -- Information collected is ClassroomInUse, LightsAreOn, and ProjectorIsOn.
-- ClassroomInUse being a 1 represents that the classroom is being used, all of these
       signals come from sensors in the classroom that are explained in the writup attached with
       -- This VHDL program is written by Theo Stangebye, stangebyeTO1@gcc.edu, April 2017.
11
       entity CampusController is
      port( gpio : inout std_logic_vector(7 downto 0);
so that the LEDs are not "Ghosted on".
ledr : out std_logic_vector(17 downto 0);
ledg : out std_logic_vector(17 downto 0);
sw : in std_logic_vector(17 downto 0);
key : in std_logic_vector(17 downto 0);
key : in std_logic_vector(3 downto 0)
12
13
14
15
16
17
18
       end CampusController:
19
20
        -- The campus Controller will poll classrooms (which are simulated on another VHDL board).
       It will output a 2 bit integer which represents the ID of 1 of 4 classrooms.
       -- When a classroom's id is broadcasted on the RoomID bits, that classroom will connect to
21
        the communication bus (1 bit wide) and send it's information over a serial connection to
       this campus controller.
        architecture a of CampusController is
223245622893333333334444444444551
            -- COMPONENT DECLARATIONS
           component ls74 is -- This is a standard DFF.
port( d, clr, pre, clk : in std_logic;
                        q : out std_logic
           end component;
           -- Delcare Asynchronous clear 4 bit counter
           component vhdl_binary_counter is
               end component:
            -- Synchronous 4 bit counter
           component 1s163 is
               port( C, CLR : in std_logic;
                        Q : out std_logic_vector(3 downto 0)
           end component:
           -- SIPO Shift Regerister.
           component sipo is
               port ( clk, clear : in std_logic;
                            Input_Data: in std_logic;
Q: out std_logic_vector(15 downto 0)
           end component:
52
53
             - Much of the register file code is derived from online lecture slides, see entity
       declaration for more.
54
55
           component register_file is
       Port ( src_s0: in std_logic; -- src_s0 and src_s0 are the selection bits which decide which register the selectedData out gets its bits from.
                        src_s1 : in std_logic;
des_A0 : in std_logic; -- address of register file for writing to.
56
57
58
59
60
                        des_A0: in std_logic;
des_A1: in std_logic;
writeToReg: in std_logic; -- when we want to write to the Register.
Clk: in std_logic; -- clock signal.
data_src: in std_logic; -- this is an artifact from the walkthrough slides.
data : in std_logic_vector(3 downto 0); -- Data input that we want to write.
reg0: out std_logic_vector(3 downto 0); -- register 0 contents
reg1: out std_logic_vector(3 downto 0); -- register 1 contents, etc.
61
62
63
```

```
reg2 : out std_logic_vector(3 downto 0);
  66
67
                                         reg3 : out std_logic_vector(3 downto 0);
selectedData : out std_logic_vector(3 downto 0) -- the data selected by src_s1
              and src_s0
  68
69
                     end component;
  70
  71
72
                    Signal rxin: std_logic_vector(15 downto 0); -- this signal represents the last 16 bits
              recieved on the RX input.
             Signal RoomID: std_logic_vector(3 downto 0); -- RoomID will be the binary number of the classroom that we are talking to, Signal tx, Master_Clock, rx: std_logic; -- tx can be used to communicate in serial on, Master_Clock is the main clock signal, and RX is our recieving bit.
  73
  74
  75
              Signal StartFlag, EndFlag, BitStringAlligned: std_logic; -- the startFlag is thrown after a predetermined serial stream is recieved which represeents a ClassroomController
              Coming Online.
                      -- the ENd is thrown after a predetermined serial stream is recieved which represeents a
              ClassroomController Coming Online.

-- BitStringAlligned is thrown when we are ready to load the bitstream from RX into our
  77
  78
  79
              begin
  80
81
                     -- GPIO INPUTS AND OUTPUTS
                           GPID INPOIS AND OUTSIES

rx <= gpio(4); -- input from classroomController
gpio(3) <= tx; -- we could talk to classroomControllers on this.
gpio(1 downto 0) <= RoomID(1 downto 0); -- Broadcast RoomID to ClassroomControllers
Master_Clock <= gpio(7); -- Read clock from arduino.
ledg(8) <= Master_Clock; -- flash LEDG(8) with clock signal.
  82
  83
  85
  87
                                  share clock signal with children.
  88
                            gpio(5) <= Master_clock; -- Tranmit clock signal to connected classroomContorllers.</pre>
  89
  90
             -- Hook up RX to shift Regerister - this takes a serial stream in and produces a parallel output representing the last 16 bits that came through on the shift register.
              inputReg : sipo port map (clk => Master_Clock, Clear => '0', Input_Data => rx, q => rxin); -- rxin is the 16bit history of what came in on RX.
  91
  92
                             -- rxin(0) should be the newest bit recieved, rxin(15) the oldest.
  93
94
                             -- This is some combinational logic that sets StartFlag to '1' when rxin is
              "1010101010101010"
             StartFlag <= (rxin(15) and rxin(13) and rxin(11) and rxin(9) and rxin(7) and rxin(5) and rxin(3) and rxin(1)) and Not(rxin(14) OR rxin(12) OR rxin(10) Or rxin(8) or rxin(6) or rxin(4) or rxin(2) or rxin(0));

-- End flag when rxin is "11111111111111"

EndFlag <= (rxin(15) and rxin(14) and rxin(12) and rxin(11) and rxin(10) and rxin(9) and rxin(8) and rxin(7) and rxin(6) and rxin(5) and rxin(10) and rxin(11) and rxin(12) and rxin(13) and rxin(14) and rxin(14) and rxin(15) and rxin(1
  95
 99
                           -- Implement our model for a 74x161 with asynchronous clear. This counter drives our
              ROOMTD Count
100
                           RoomIDCounter : vhdl_binary_counter port map (
101
                                         C => EndFlag,
                                         CLR => RoomID(2), -- since we are only talking two 4 classrooms, we will reset
102
              the counter as soon as the binar number changes from 0011 to 0100
103
                                         Q => ROOMID
104
105
                             -- Because this chip does not have an RCO, implement some combinational logic to
             simulate the RCO, when this simulation triggers RCO, we know that the we are ready to read from our input shift regerister into our memory circuitry.

BitstringAlligned <= Not(rxin(15) or rxin(14) or rxin(13) or rxin(12) or rxin(11) or rxin(10) or rxin(9) or rxin(8) or rxin(0) or rxin(10) or rxin(10) or rxin(10);
107
108
                             -- Implement Memory Component:
                            -- A note on the memory component, in a full system where we have as many as 8
              classrooms with 64 classrooms a piece, we would need 512 register, since we are only demonstrating 4 classrooms across two buildings, we are going to use a 4 register register
111
                             -- This specific register file has 4 bit wide registers, we will wire 'O' to the MSB
              of the register.
112
                           Database : register_file port map(
                                  src_s0 \Rightarrow sw(16), -- since we don't need to read from the register file, these can
113
```

Page 1 of 7 Revision: CampusController Page 2 of 7 Revision: CampusController Date: April 29, 2018 CampusController.vhd Project: CampusController

```
be zero.
                       src_s1 \Rightarrow sw(17),
                       des_AO => RoomID(0), -- we index our data based on what classroom we are reading
115
          from
116
                      des_A1 => RoomID(1), -- we index our data based on what classroom we are reading
         from
         writeToReg => bitStringAlligned, -- just like the circuit diagram, this is wired
to execute when the bit string is alligned.
117
        Clk => Master_clock,
data_src => '0', -- we always want our data to flow from the input bus.
data => '0' & Rxin(7 downto 5), -- Here we assign our 4 bits of Data, zero padded
on the MSB to arrange the 3 bits of data in a 4 bit register.
118
119
120
                      reg0 => ledr(3 downto 0), -- here we put the contents of our registers onto LEDs.
reg1 => ledr(7 downto 4),
reg2 => ledr(11 downto 8),
reg3 => ledr(15 downto 12),
122
123
124
125
                      selectedData => ledg( 3 downto 0)
126
127
                 -- update leds with information as to what our circuit is doing. Ledg(6) <= BitStringAlligned; -- this implies we're writing to the register file. Ledg(7) <= StartFlag; -- this means we got the start flag Ledg(5) <= EndFlag; -- we got the end flag.
128
129
130
131
132
133
         end a;
134
135
         -- Create a 74x74 chip a DFF
-- This component intends to simulate the behaviors of a 74x74 chipset.
136
137
                       std_logic_1164.all;
         140
141
142
143
                  -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
-- clk is a clock signal (q is typically representitive of what d was 1 clock cycle
144
145
         ago)
                      q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
146
147
148
          end 1s74;
149
          Architecture a of 1s74 is
150
151
152
              Process(clk, clr, pre) -- the DFF should update its output when any of these change.
            begin the property of the present q to zero, regulardless of d.

q \leftarrow 0'; -- note that clr and pre are active low.

elsif pre = '0' then -- preset q to zero, regulardless of d.
153
154
155
                 elsif clk'EVENT and clk = '1' then -- mimic d 1 clock cycle ago on q. if d= '1' then - mimic d 1 clock cycle ago on q. if d= '1' then - mimic d 1 clock cycle ago on q. else ...
156
157
158
159
160
161
                           q <=
162
                 end if;
end if:
163
164
165
             end process;
166
          -- Create 4 bit counters.
          -- BASIC 4 bit counter:
168
169
         library ieee;
use ieee.std_logic_1164.all;
170
         use ieee std_logic_unsigned.all;
173
          -- this 4 bit counter has an asynchronous clear.
         entity vhdl_binary_counter is
port(C, CLR: in std_logic; -- C is the clock signal.
Q: out std_logic_vector(3 downto 0)); -- 4 bit integer output.
174
175
176
177
         end vhdl_binary_counter;
178
179
         architecture bhv of vhdl_binary_counter is
             signal tmp: std_logic_vector(3 downto 0);
```

CampusController.vhd

Project: CampusController

```
begin
            process (C, CLR)
           begin
if (CLR='1') then
tmp <= "0000";
elsif (C'event and C='1') then
183
184
185
186
187
                tmp \ll tmp + 1;
188
189
            end process;
190
            Q <= tmp;
191
        end bhy:
192
        -- 4 bit counter with Synchronous clear:
         -- Note that a 163 would normally include a load function.
       library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
195
196
197
        entity 1s163 is
198
            port(C, CLR : in std_logic;
Q : out std_logic_vector(3 downto 0));
200
201
202
        end 1s163;
        architecture bhv of 1s163 is
203
           signal tmp: std_logic_vector(3 downto 0);
        begin
205
            process (C, CLR)
           begin
if (C'event and C='1' and CLR='1') then
tmp <= "0000";
elsif (C'event and C='1') then
206
207
208
209
210
                tmp \le tmp + 1;
211
212
213
            end process;
            Q <= tmp;
214
215
        end bhv;
        -- Begin SIPO Shift Register - adapted from https://allaboutfpga.com/vhdl-code-for-4-bit-shift-register/
       library ieee;
use ieee.std_logic_1164.all;
entity sipo is -- the SIPO register takes data in in serial and produces a parallel string
representing the last so many values that appeared in its bitstream input.
217
218
          clk, clear : in std_logic;
        224
225
226
        architecture arch of sipo is
         Signal temp : std_logic_vector(15 downto 0);
227
228
229
230
         process (clk)
         begin

if clear = '1' then

Q <= "0000000000000000";

temp <= "00000000000000000"
231
234
         the newest.
237
238
         temp(0) <= Input_Data;</pre>
         Q <= temp;
         end if;
end process;
239
240
241
        end arch;
242
243
        -- Create RegisterFile Components:
244
        -- This code comes from the guide at
       -- inis code comes from the guide at https://www.scss.tcd.ie/Michael.Manzke/Cs2022/CS2022_vhdl_eighth.pdf
-- from here to the end of this file, the contents are created from the lecture slides at the URL above. As such, this code is implemented with sparse comments as the author of the lecture materials above neglected to comment his code.
        -- 2 to 4 decoder
       -- NOTE THIS IS ONLY ONE HALF of a 1s139 chip.
```

Page 3 of 7 Revision: CampusController Page 4 of 7 Revision: CampusController

Date: April 29, 2018

Date: April 29, 2018 CampusController.vhd Project: CampusController Date: April 29, 2018 CampusController.vhd Project: CampusController Q: out std\_logic\_vector(3 downto 0) -- output of the register (4 bits in parallel) use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL;
use IEEE.STD\_LOGIC\_UNSIGNED.ALL; 320 321 322 323 250 end reg4; architecture Behavioral of reg4 is begin 251 entity decoder\_2to4 is process(Clk) Enable: IN std\_logic; -- I'm adding an enable signal that we can turn high to write to the regerister file. Disabling the decoder writes 0 to all of the outputs. if (rising\_edge(Clk)) then if load='1' then 254 324 325 326 A0: in std\_logic; A1: in std\_logic; Q0: out std\_logic; Q1: out std\_logic; Q2: out std\_logic; Q3: out std\_logic; 255  $Q \le D;$ 256 257 258 327 328 end if: end process; end Behavioral; 260 331 332 333 261 end decoder\_2to4; -- Use the register component to create a register file component: architecture Behavioral of decoder\_2to4 is library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; 262 263 334 begin  $Q0 \le ((not A0) \text{ and (not A1)})$  and Enable; -- and enable to implement 0 out of m when the enable bit is 0  $Q1 \le (A0 \text{ and (not A1)})$  and Enable; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; 264 335 265 entity register\_file is 337 Q2<= ((not A0) and A1) and Enable; Q3<= (A0 and A1) and Enable; 266 267 338 339 268 end Behavioral: 340 -- 4 bit wide 2 to 1 mux 342 271 -- this is 1 half of a 74x157 mux that i can have a write signal here. library IEEE; 343 clk : in std\_logic; 272 data\_src : in std\_logic; data = rc : in std\_logic\_vector(3 downto 0); reg0 : out std\_logic\_vector(3 downto 0); reg1 : out std\_logic\_vector(3 downto 0); reg2 : out std\_logic\_vector(3 downto 0); reg3 : out std\_logic\_vector(3 downto 0); use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; 273 274 344 345 275 346 276 277 278 entity mux2\_4bit is 347 348 349 s : in std\_logic; Z : out std\_logic\_vector(3 downto 0) 279 350 selectedData : out std\_logic\_vector(3 downto 0) 280 351 281 end register\_file; 353 354 end mux2\_4bit; architecture Behavioral of register\_file is 283 architecture Behavioral of mux2\_4bit is -- components - 4 bit Register for register file
COMPONENT reg4 PORT(
D: IN std\_logic\_vector(3 downto 0);
load: IN std\_logic;
Clk: IN std\_logic; Z <= In0 when S='0' else In1 when S='1'else "0000"; 355 356 284 285 357 286 287 288 end Behavioral; 359 289 290 360 361 Q : OUT std\_logic\_vector(3 downto 0) -- 4 bit wide 4 to 1 MUX 291 library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; 362 END COMPONENT: 363 use IEEE.STD\_LOGIC\_ARITH.ALL; 364 -- 2 to 4 Decoder 294 use IEEE STD\_LOGIC\_UNSIGNED ALL; 365 COMPONENT decoder\_2to4 PORT( Enable : IN std\_logic; -- I'm adding an enable signal that we can turn high to write
to the regerister file. 295 366 296 A0 : IN std\_logic; A1 : IN std\_logic; 297 367 298 368 Q0 : OUT std\_logic; Q1 : OUT std\_logic; Q2 : OUT std\_logic; 300 end mux4\_4bit; 370 371 372 373 architecture Behavioral of mux4\_4bit is 301 302 begin Q3 : OUT std\_logic Sylvarian So='0' and S1='0' else
In1 when SO='1' and S1='0' else
In2 when SO='0' and S1='1' else
In3 when SO='1' and S1='1' else 303 ): 374 END COMPONENT; 304 375 376 377 378 379 -- 2 to 1 line multiplexer COMPONENT mux2\_4bit PORT( 305 306 In0 : IN std\_logic\_vector(3 downto 0);
In1 : IN std\_logic\_vector(3 downto 0);
s : IN std\_logic; 307 "0000" end Behavioral: 308 309 -- Finally, here is the register component -- this register is 4 bits wide and simulates 4 DFFs wired in parallel. 310 Z : OUT std\_logic\_vector(3 downto 0) 381 382 383 library IEEE; END COMPONENT: use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; 313 384 -- 4 to 1 line multiplexer COMPONENT MUX4\_ABDIT PORT(
In0: IN std\_logic\_vector(3 downto 0); In1: IN std\_logic\_vector(3 downto 0); In2: IN
std\_logic\_vector(3 downto 0): 50: TN std\_logic; 385 entity reg4 is
port (D : in std\_logic\_vector(3 downto 0); -- input data to register.
load, Clk : in std\_logic; 316 std\_logic\_vector(3 downto 0); In3: IN std\_logic\_vector(3 downto 0); S0: IN std\_logic; 387 SI : IN std\_logic;

Page 5 of 7 Revision: CampusController Page 6 of 7 Revision: CampusController

Date: April 29, 2018 CampusController.vhd Project: CampusController

```
Z : OUT std_logic_vector(3 downto 0)
389
390
             END COMPONENT:
391
392
393
            -- signals
signal load_reg0, load_reg1, load_reg2, load_reg3 : std_logic;
            signal reg0_q, reg1_q, reg2_q, reg3_q, data_src_mux_out, src_reg : std_logic_vector(3
394
395
396
397
398
         begin
            -- port maps ;-)
399
            -- register 0
400
            reg00: reg4 PORT MAP(
                D => data_src_mux_out,
load => load_reg0, Clk => Clk,
401
402
403
                Q => reg0_q
           );
-- register 1
404
405
406
407
408
409
410
411
            reg01: reg4 PORT MAP(
                D => data_src_mux_out,
load => load_reg1,
                c1k \Rightarrow c1k.
                Q \Rightarrow reg1_q
            );
412
413
414
415
416
              - register 2
            reg02: reg4 PORT MAP(
                D => data_src_mux_out,
load => load_reg2, Clk => Clk,
                Q \Rightarrow reg2_q
417
418
419
420
421
            J;
-- register 3
reg03: reg4 PORT MAP(
    D => data_src_mux_out,
    load => load_reg3, Clk => Clk,
422
423
424
425
426
427
428
429
430
431
432
433
434
                Q \Rightarrow reg3_q
                Destination register decoder
                \label{eq:des_decoder_2to4} $$ des_decoder_2to4 $$ port MAP( Enable => writeToReg, A0 => des_A0, A1 => des_A1, Q0 => load_reg0, Q1 => load_reg1, Q2 => load_reg2, Q3 => load_reg3 $$
            );
-- 2 to 1 Data source multiplexer
data_src_mux2_4bit: mux2_4bit PORT MAP( In0 => data,
                In1 => src_reg,
                 s => data src
                 Z => data_src_mux_out
           );
-- 4 to 1 source register multiplexer
435
436
437
                 Inst_mux4_4bit: mux4_4bit PORT MAP( In0 => reg0_q,
                 In1 => reg1_q, In2 => reg2_q, In3 => reg3_q, S0 => src_s0, S1 => src_s1, Z => src_reg
438
439
            selectedData <= src_reg :-- Send Selected data to selectedData output</pre>
441
             reg0 <= reg0_q; reg1 <= reg1_q; reg2 <= reg2_q; reg3 <= reg3_q;
442
        end Behavioral;
443
444
         -- END REGISTER FILE
```

ClassroomController.vhd Project: ClassroomController

```
use ieee.std_logic_1164.all;
                -- This program is written for the 2017 Spring DLD class at Grove City College. The goal is to create a system which polls classrooms around campus to clooect information from them.
                -- Information collected is ClassroomInUse, LightsAreOn, and ProjectorIsOn.
-- ClassroomInUse being a 1 represents that the classroom is being used, all of these
                 signals come from sensors in the classroom that are explained in the writup attached with
                 -- This VHDL program is written by Theo Stangebye, stangebyeTO1@gcc.edu, April 2017.
11
                -- The classroomController Entity is the component which is being polled. Each classroom
                will have a classroomController which communicates with at campusController when it's id is selected by the campus controller for polling. The classroomController will then connect to the communication line and transmit its data in serial to the campus controller.
                entity ClassroomController is -- we'll ue classroomControllerHardware as our actual
                  classroomController Simulator
               port(gpio: inout std_logic_vector(39 downto 0);
ledr: out std_logic_vector(17 downto 0);
ledg: out std_logic_vector(8 downto 0);
sw: in std_logic_vector(7 downto 0);
key: in std_logic_vector(7 downto 0)
13
14
15
16
17
18
19
                 end ClassroomController;
20
                -- our architecture instantiates 4 classroomController components, simulating 4 classrooms which will be polled by a campusController architecture a of ClassroomController is
21
23
24
              -- Declare the components that we created below.

Component ClassroomControllerHardware is -- ClassroomControllerHardware is the model
which simulates the hardware to be placed in each classroom.

port ( ClassroomInUse, LightsAreOn, ProjectorIsOn, RX : in std_logic; --
ClassroomInUse, LightsAreOn, and ProjectorIsOn are boolean signals from sensors in the room
which give infromation about that classroom's current condition.
25
                ROOMID, OUTID: in std_logic_vector(1 downto 0); -- here we are simulating 4 classrooms, so the classroom IDs, only need to be 2 bits wides. -- RoomID is broadcasted by the CampusController, and OurID is set to the the unique ID of a classroomController in
                 a specific classroom.
               a specific classroom.

Clk_In: in std_logic; -- the clock signal.

projectorEnable, LightsEnable, TX, transmitting: out std_logic -- each

classroomController has outputs which can disable the lights or projector in a classroom.

-- The TX bit is used to communicate with the campusController, it is directly connected to the connection line, and is internally set to highZ when it is not a classroomController's turn to communicate with the campusController, (a classroomController communicates when it is polled by the campusController or when it's OURID = RoomId.)
29
30
                          end Component;
32
33
               signal master_clock: std_logic; -- the master signal of the alera board - this is read
from another altera board in our case through gpio pin. (see GPIO below)
signal colen, copen, cllen, clpen, c2len, c2pen, c3len, c3pen: std_logic; -- colen is
ClassroomO, lights, enable. c2pen is Classroom2, Projector, Enable. these signals are used
internally to interact with the altera board's physical hardware for Io purposes.
signal senOu, senOl, senOp, senLu, senIl, senPop, senP
34
36
                repsresent the input sensors to a classroom.

signal netlRoomID: std_logic_vector(1 downto 0); -- the RoomId on network 1, (in this case, this is the default network since there is only one network.)
37
                 signal netltx: std_logic; -- the communication line for network 1. signal trans0, trans1, trans2, trans2: std_logic; -- we'll use to display LEDs on the baord when a specific classroomControllerHardware is transmitting, (when it is being polled
                 by the campusController)
               begin
-- GPIO
-- Read clock from external source.
41
42
43
                         master_clock <= gpio(8);
-- Read roomIds from other altera board using GPIO ports.</pre>
                          net1RoomID <= gpio(1 downto 0);</pre>
                           -- TX bit for communicating with CampusController
```

Page 7 of 7 Revision: CampusController Page 1 of 6 Revision: ClassroomController

Date: April 29, 2018

Library ieee;

Date: April 29, 2018 ClassroomController.vhd Project: ClassroomController Date: April 29, 2018 ClassroomController.vhd Project: ClassroomController

```
qpio(6) <= net1tx;</pre>
 49555555555566666666677777777778888888889999
90123345678901234567890123345678901234567890123456789012
                -- flash ledg8 with clock signal.
               ledg(8) <= master_clock;</pre>
               -- input switches - used to simulate classrom sensor values.
               -- class 0:
              senOu <= sw(0); -- classroom0 in Use
senOl <= sw(1); -- classroom0 lightsAreOn
senOp <= sw(2); -- classroom0 projectorIsOn</pre>
                -- Class 1:
               sen1u \le sw(4);
               sen11 <= sw(5);
               sen1p \ll sw(6);
                -- class 2:
               sen2u \le sw(8);
               sen21 \le sw(9);
               sen2p \ll sw(10);
                 - Class 3:
               sen3u \le sw(12);
              sen31 <= sw(13);
sen3p <= sw(14);
               -- Outpus LEDs:
               ledr(0) <= c0len; -- classroom0 lightsEnabled
ledr(1) <= c0pen; -- classroom0 projectorEnabled</pre>
                ledr(2) <= trans0; -- classroom0 is being polled.</pre>
                   Class 1:
               ledr(4) <= c1len;
ledr(5) <= c1pen;
ledr(6) <= trans1;</pre>
                 -- Class 2:
               ledr(8) <= c2len;
ledr(9) <= c2pen;</pre>
                ledr(10) \ll trans2;
                    Class 3:
               ledr(12) <= c3len;
ledr(13) <= c3pen;
ledr(14) <= trans3;
                   we will plot network 1 room id and network 1 tx on ledg
               ledg(1 downto 0) <= net1RoomID;</pre>
                ledg(7) <= net1tx;
 93
94
95
                -- Instantiate our classrooms.
               classroom0 : classroomControllerHardware port map(
                    ClassroomInUse => senOu, -- sensor representing whether or not someone is in the room.
LightsAreOn => senOl, -- sensor representing whether or not the lights are on the room
 96
 97
                    ProjectorIsOn => senOp, -- sensor representing whether or not the projector is on in
          the room.
                   RX => '0', -- for now, we are not recieving serial from the campusController.

ROOMID => netlRoomID, -- set the roomID in this classroomControllerHardware to be the
 98
 99
          ROOMID => netIROOMID, -- set the roomID in this classroomControllerHardware to be 
ID recieved on the GPIO pins.

OurID => "00", -- set the unique ID of this specific classroomControllerHardware 
Clk_In => master_clock, -- pass our clock signal 
ProjectorEnable => cOpen, -- output enabling the projector 
LightsEnable => cOlen, -- ouput enabling the lights. 
TX => netItx, -- classroomO's communication line.
100
101
102
103
104
          transmitting => trans0 -- this signal is true if classroomO is online on the communication line and is transmitting it's data to the campusController.
105
106
107
108
                    classroom1 : classroomControllerHardware port map(
109
                    ClassroomInUse => sen1u,
110
                    LightsAreOn => sen11,
111
                    ProjectorIsOn => sen1p,
112
113
                   RX => '0',
RoomID => net1RoomID,
OurID => "01",
Clk_In => master_clock,
114
115
116
                    ProjectorEnable => clpen,
                    LightsEnable => c1len,
117
```

```
TX => net1tx,
119
120
121
122
123
                 transmitting => trans1
                Classroom2 : classroomControllerHardware port map(
ClassroomInUse => sen2u,
124
                 LightsAreOn => sen21,
125
126
127
128
129
                 ProjectorIsOn => sen2p.
                ROOMID => net1RoomID,
OurID => "10",
Clk_In => master_clock,
130
                 ProjectorEnable => c2pen,
131
                 LightsEnable => c2len,
132
133
                 TX => net1tx,
                 transmitting => trans2
134
135
136
                 Classroom3 : classroomControllerHardware port map(
137
                 ClassroomInUse => sen3u,
                LightsAreOn => sen31,
ProjectorIsOn => sen3p,
RX => '0',
138
139
140
                RX => '0',

ROOMID => net1RoomID,

OUrID => "11",

Clk_In => master_clock,

ProjectorEnable => c3pen,

LightsEnable => c3len,
141
142
143
144
145
146
                 TX => net1tx.
147
                 transmitting => trans3
149
150
        end a;
151
152
         -- Begin Component Declarations
154
         -- here we declare the classroomControllerHardware which represents the hardware placed in
        each classroom.
        Library ieee; use ieee.std_logic_1164.all; Entity ClassroomControllerHardware is -- these signals are explained at line 25.
155
156
157
                        ClassroomInUse, LightsAreOn, ProjectorIsOn, RX : in std_logic; RoomID, OurID : in std_logic_vector(1 downto 0);
159
160
161
                         projectorEnable, LightsEnable, TX, transmitting : out std_logic
162
163
         end ClassroomControllerHardware
165
         Architecture a of ClassroomControllerHardware is
166
167
             -- declare signals and hardware components.
            component 1s74 is
168
            port( d, clr, pre, clk : IN std_logic;
    -- d is the data input
169
170
171
                 -- clr: ACTIVE LOW: clears the output, q, asynchrnously
172
173
                -- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
-- clk is a clock signal (q is typically representitive of what d was 1 clock cycle
        ago)
174
                     q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
175
176
177
178
             end component:
            component piso48b is -- this is a parallel input serial output shift register which is
179
                        parallel_In: in std_logic_vector(47 downto 0); -- the 16 bits of input for
                        SorL: in std_logic; -- the Shift/Load signal. 1 = shift, 0 = load clk: in std_logic; -- the clock signal for the DFFs contained in the shift reg. q: out std_logic -- we shift out through this bit.
180
181
182
183
184
            );
end component:
185
             component comparator6b is -- a six bit comparator which only determines whether or not
```

Page 2 of 6 Revision: ClassroomController Page 3 of 6 Revision: ClassroomController

Date: April 29, 2018 ClassroomController.vhd

Project: ClassroomController

```
Date: April 29, 2018
```

ClassroomController.vhd

Project: ClassroomController

```
two six bit integers are equal.
           port (     opl, op2 : in std_logic_vector(5 downto 0); -- our two 6b inputs.
          equal : out std_logic -- our 1 bit equal signal. 1 if op1 = op2, else 0.
188
189
190
            end component;
191
192
            component tri_state_buffer_top is
            Port ( A : in STD_LOGIC; -- single buffer input
EN : in STD_LOGIC; -- single buffer enable
193
194
195
                        Y : out STD_LOGIC
                                                    -- sinale buffer output
196
197
            end component;
198
199
             signal Equal, LoadShiftReg, txToBus, lastEqual, projectorIsEnabledAndOn,
        lightsEnabledAndon: std_logic;
Signal toLoad: std_logic_vector(47 downto 0);
-- Equal is an internal signal which is true if the RoomID input matches OURID.
200
201

    LoadShiftReg tells the classroomControllerHardware when to load its PISO register.
    TX to bus stores our tx value for the bus before sending it through a tri_state_buffer lastEqual is the equal signal 1 clock cycle ago.

202
203
204
        -- projectorIsEnabledAndOn and lightsEnabledAndOn are signals which are used to simulate the closed loop system created by this hardware's ability to disable the lights and
205
        projector.
206
207
        begin
208
            -- for indication purposes, show when this classroom is transmitting
209
210
211
            transmitting <= Equal;</pre>
212
               Circuitry to determine when we are selected by the BuildingController to Transmit
213
214
            classroomComparator : comparator6b port map(
                op1 => "0000" & OurID,
op2 => "0000" & RoomID, -- the comparator expects 6b of input but roomId and ourID
215
        are only 2 bits now.
               equal => Equal
217
           );
219
            -- Circuitry to determine when we should load our shift registers with new data to shift
220
             -- we want to load the first clock cycle after being selected by the Building Controller
        (first equal cycle)
            RisingEqualDFF: 1s74 port map(
222
                d => equal,
223
224
               clr => '1',
pre => '1',
225
                clk => clk_In.
226
227
               q => lastEqual
228
229
230
            LoadShiftReg <= Not(lastEqual) and equal;</pre>
231
            -- Finally implement shift out register for parallel in and serial out - used to
        communicate with campusControllers in serial.
232
233
            serialOutReg : piso48b port map(
               parallel_In => toLoad,

SorL => Not(LoadShiftReg), -- Load is low state.

clk => Clk_In,
234
235
236
                q => txToBus
237
238
239
       -- specify toLoad toLoad <= "101010101010101010" & "00000000" & projectorIsEnabledAndon & lightsEnabledAndon & ClassroomInUse & "00000" & "111111111111111"; -- these bitstrings come from predetermined serial communication flags.
240
242
243
             -- wire txto bus to tx bus with a tristate buffer
244
245
246
            busBuffer : tri_state_buffer_top Port map (
                A => txToBus.
                En => Equal,
247
248
                Y \Rightarrow TX
249
            -- disable lights and projector when classroom is not in use.
```

```
ProjectorEnable <= ClassroomInUse;
           LightsEnable <= ClassroomInUse;
252
253
           -- We simulate that the projector is on or off by doing the following: projectorIsEnabledAndOn <= ClassroomInUse and projectorIsOn; lightsEnabledAndOn <= ClassroomInUse and lightsAreOn;
254
255
256
257
258
259
       -- Create a 74x74 chip a DFF
260
261
        -- This component intends to simulate the behaviors of a 74x74 chipset.
       Library ieee;
       use ieee.std_logic_1164.all;
264
       Entity 1s74 is
          port(d, clr, pre, clk: IN std_logic;
-- d is the data input
-- clr: ACTIVE LOW: clears the output, q, asynchrnously.
-- Pre: ACTIVE LOW: sets the output q to 1 asynchronously,
-- clk is a clock signal (q is typically representitive of what d was 1 clock cycle
265
266
267
268
        ago)
270
271
                   q : out std_logic -- single bit output which is d delayed by 1 clock cycle.
272
        end 1s74:
273
274
        Architecture a of 1s74 is
275
276
277
278
           Process(clk, clr, pre) -- the DFF should update its output when any of these change.
               gii
f clr = '0' then -- preset q to zero, reguardless of d.
q <= '0'; -- note that clr and pre are active low.
elsif pre = '0' then -- preset q to zero, reguardless of d.
279
               eg <= '1'; elsif clk'event and clk = '1' then -- mimic d 1 clock cycle ago on q. if d = '1' then
281
282
                      q <= '1';
283
284
              q <= '0';
end if;
end if;
285
286
287
288
289
           end process;
       End a;
        -- We also need a 6 bit comparator. In actual hardware, this would likely be two 74x85s in
        series but here we will make our own 6b comparator.
292
        -- We only need to know if the two operands are equal, so we'll leave out greater than/
        less than capabilities.
293
       Library ieee;
Use ieee.std_logic_1164.all;
        Entity comparator6b is
          296
297
298
       end comparator6b;
Architecture a of comparator6b is
299
300
301
302
        begin
           Process (op1, op2)
303
304
305
              if op1 = op2 then -- if they are equal, represent that on equal.
equal <= '1';
306
               equal <= '0';
end if:
307
308
309
           end process;
       end a;
310
311
        -- Finally, we will need a 16b PISO shift regerister.
               in our circuit schematic, we wired two 8 bit shift regeristers together, but here, we
        can just create a 48b shift register.
314
       Library ieee;
Use ieee.std_logic_1164.all;
315
       Entity piso48b is
316
           port ( parallel_In : in std_logic_vector(47 downto 0); -- the 16 bits of input for
318
                      SorL : in std_logic; -- the Shift/Load signal. 1 = shift, 0 = load
```

Page 4 of 6 Revision: ClassroomController Page 5 of 6 Revision: ClassroomController

```
clk : in std_logic; -- the clock signal for the DFFs contained in the shift reg.
q : out std_logic -- we shift out through this bit.
320
321
322
323
324
            end piso48b;
Architecture a of piso48b is
signal temp: std_logic_vector(47 downto 0);
325
326
            327
328
329
330
           begin
  if Clk'EVENT and clk = '1' then
   if SorL = '0' then -- we should load from our parallel input
      temp <= parallel_In;
  else -- otherwise we should shift down the register.
      temp(47 downto 1) <= temp(46 downto 0);
      temp(0) <= '1'; -- we never need to shift in serial for this project
component, so we can simply simulate shifting in a zero.
  end if;
  end if;
  end process;</pre>
331
332
333
334
335
336
337
            {\sf q} <= {\sf temp(47)}; -- connect our temp vector (the zero element) to our output. end a;
338
339
340
341
342
343
344
             -- Tristate Buffer
          -- Ifistate buile:
Library ieee;
use ieee.std_logic_1164.all;
entity tri_state_buffer_top is
Port( A : in std_logic; -- single buffer input
EN : in std_logic; -- single buffer enable
Y : out std_logic -- single buffer output
346
347
348
349
350
            end tri_state_buffer_top;
architecture Behavioral of tri_state_buffer_top is
351
352
353
354
355
            -- single active low enabled tri-state buffer Y <= A when (EN = '1') else 'Z'; end Behavioral;
```