## Final Verilog Code: All Modules, Top Module, and Testbench

## 1 All Verilog Modules

```
1 // Program Counter
 module Program_Counter(clk, reset, PC_in, PC_out);
      input clk, reset;
      input [31:0] PC_in;
      output reg [31:0] PC_out;
      always @(posedge clk or posedge reset)
      begin
          if(reset)
              PC_out <= 32'b0;
              PC_out <= PC_in;</pre>
      end
 endmodule
16 // PC Plus 4
 module PCplus4(fromPC, NexttoPC);
      input [31:0] fromPC;
      output [31:0] NexttoPC;
      assign NexttoPC = 4 + fromPC;
 endmodule
24 // Instruction Memory
25 module Instruction_Mem(clk, reset, read_address,
     instruction_out);
      input clk, reset;
26
      input [31:0] read_address;
      output reg [31:0] instruction_out;
```

```
integer k;
29
      reg [31:0] I_Mem[63:0];
30
      always @(posedge clk or posedge reset)
      begin
33
           if(reset)
          begin
               for(k=0; k<64; k=k+1) begin</pre>
36
                    I_Mem[k] <= 32'b0;
               end
           end
           else
               instruction_out <= I_Mem[read_address];</pre>
      end
  endmodule
45 // Register File
module Reg_File(clk, reset, RegWrite, Rs1, Rs2, Rd,
     Write_data, read_data1, read_data2);
      input clk, reset, RegWrite;
      input [4:0] Rs1, Rs2, Rd;
      input [31:0] Write_data;
      output [31:0] read_data1, read_data2;
      integer k;
      reg [31:0] Registers[31:0];
52
      always @(posedge clk or posedge reset)
      begin
           if(reset)
56
          begin
57
               for(k=0; k<32; k=k+1) begin</pre>
58
                   Registers[k] <= 32'b0;</pre>
               end
           end
           else if(RegWrite) begin
               Registers[Rd] <= Write_data;</pre>
63
           end
64
      end
65
      assign read_data1 = Registers[Rs1];
      assign read_data2 = Registers[Rs2];
69 endmodule
70
```

```
71 // Immediate Generator
  module ImmGen(Opcode, instruction, ImmExt);
       input [6:0] Opcode;
      input [31:0] instruction;
      output [31:0] ImmExt;
      always @(*)
      begin
78
           case(Opcode)
               7'b0000011 : ImmExt = {{20{instruction[31]}}},
                  instruction[31:20];
               7'b0100011 : ImmExt = {{20{instruction[31]}}},
81
                  instruction[31:25], instruction[11:7]};
               7'b1100011 : ImmExt = {{19{instruction[31]}}},
82
                  instruction[31], instruction[30:25],
                  instruction[11:8], 1'b0};
               default : ImmExt = 32'b0;
           endcase
84
       end
  endmodule
88 // Control Unit
89 module Control_Unit(instruction, Branch, MemRead,
     MemtoReg, ALUOp, MemWrite, ALUSrc, RegWrite);
      input [6:0] instruction;
90
      output Branch, MemRead, MemtoReg, MemWrite, ALUSrc,
          RegWrite;
      output [1:0] ALUOp;
93
      always @(*)
94
      begin
95
           case(instruction)
96
               7'b0110011 : {ALUSrc, MemtoReg, RegWrite,
                  MemRead, MemWrite, Branch, ALUOp} <=</pre>
                  8'b000000_01;
               7'b0000011 : {ALUSrc, MemtoReg, RegWrite,
98
                  MemRead, MemWrite, Branch, ALUOp} <=</pre>
                  8'b010000_00;
               7'b0100011 : {ALUSrc, MemtoReg, RegWrite,
                  MemRead, MemWrite, Branch, ALUOp} <=</pre>
                  8'b010000_00;
               7'b1100011 : {ALUSrc, MemtoReg, RegWrite,
100
                  MemRead, MemWrite, Branch, ALUOp} <=</pre>
```

```
8'b001000_01;
               default : {ALUSrc, MemtoReg, RegWrite,
101
                   MemRead, MemWrite, Branch, ALUOp} <=</pre>
                   8'b000000_00;
           endcase
       end
103
  endmodule
104
105
  // ALU
  module ALU_unit(A, B, Control_in, ALU_Result, zero);
       input [31:0] A, B;
       input [3:0] Control_in;
109
       output reg zero;
110
       output reg [31:0] ALU_Result;
111
       always @(Control_in, or A or B)
       begin
114
           case(Control_in)
115
               4'b0000: begin zero <= 0; ALU_Result <= A & B;
116
               4'b0001: begin zero <= 0; ALU_Result <= A | B;
117
               4'b0010: begin zero <= 0; ALU_Result <= A + B;
118
                   end
                4'b0110: begin if(A==B) zero <= 1; else zero
119
                   <= 0; ALU_Result <= A - B; end
               default: begin zero <= 0; ALU_Result <= 0; end</pre>
           endcase
       end
122
  endmodule
123
124
  // ALU Control
  module ALU_Control(ALUOp, fun7, fun3, Control_out);
       input fun7;
127
       input [2:0] fun3;
128
       input [1:0] ALUOp;
129
       output reg [3:0] Control_out;
130
131
       always @(*)
       begin
           case({ALUOp, fun7, fun3})
134
               6'b00_0_000: Control_out <= 4'b0010;
135
               6'b01_0_000: Control_out <= 4'b0110;
136
```

```
6'b01_0_110: Control_out <= 4'b0000;
137
                6'b01_0_111: Control_out <= 4'b0001;
138
                6'b10 0 000: Control out <= 4'b0010;
139
                6'b10_1_000: Control_out <= 4'b0110;
                default: Control_out <= 4'b0000;</pre>
141
            endcase
142
       end
143
  endmodule
144
  // Data Memory
  module Data_Memory(clk, reset, MemWrite, MemRead,
      read_address, Write_data, MemData_out);
       input clk, reset, MemWrite, MemRead;
148
       input [31:0] read_address, Write_data;
149
       output [31:0] MemData_out;
150
       integer k;
       reg [31:0] D_Memory[63:0];
152
153
       always @(posedge clk or posedge reset)
154
       begin
155
           if(reset)
156
           begin
                for(k=0; k<64; k=k+1) begin</pre>
                    D_Memory[k] <= 32'b0;</pre>
159
                end
160
            end
161
            else if(MemWrite) begin
                D_Memory[read_address] <= Write_data;</pre>
           end
164
       end
165
166
       assign MemData_out = (MemRead) ? D_Mem[read_address] :
167
          32'b0;
  endmodule
169
  // Mux 2
170
  module Mux2(sel2, A2, B2, Mux2_out);
171
       input sel2;
       input [31:0] A2, B2;
       output [31:0] Mux2_out;
174
175
       assign Mux2_out = (sel2==1'b0) ? A2 : B2;
176
177 endmodule
```

```
178
  // Mux 3
179
  module Mux3(sel3, A3, B3, Mux3 out);
       input sel3;
       input [31:0] A3, B3;
182
       output [31:0] Mux3_out;
183
184
       assign Mux3_out = (sel3==1'b0) ? A3 : B3;
185
  endmodule
  // Adder
  module Adder(in_1, in_2, Sum_out);
       input [31:0] in_1, in_2;
190
       output [31:0] Sum_out;
191
       assign Sum_out = in_1 + in_2;
  endmodule
194
195
  // AND Gate
  module AND_logic(branch, zero, and_out);
197
       input branch, zero;
198
       output and_out;
199
200
       assign and_out = branch & zero;
201
  endmodule
202
203
  \section{Top Module}
  \begin{lstlisting}
  // Top-Level Module
  module top(clk, reset);
208
       input clk, reset;
209
       // Wires
211
       wire [31:0] PC_top, instruction_top, Rd1_top, Rd2_top,
212
          ImmExt_top, mux1_top, Sum_out_top, NexttoPC_top,
          PCin_top, address_top, Memdata_top, WriteBack_top;
       wire RegWrite_top, ALUSrc_top, zero_top, branch_top,
213
          sel2_top, MemtoReg_top, MemWrite_top, MemRead_top;
       wire [1:0] ALUOp_top;
214
       wire [3:0] control_top;
215
216
       // Program Counter
217
```

```
Program_Counter PC (.clk(clk), .reset(reset),
218
          .PC_in(PCin_top), .PC_out(PC_top));
219
      // PC Adder
      PCplus4 PC_Adder (.fromPC(PC_top),
221
          .NexttoPC(NexttoPC_top));
222
      // Instruction Memory
223
      Instruction_Mem Inst_Memory (.clk(clk), .reset(reset),
          .read address(PC top),
          .instruction_out(instruction_top));
225
      // Register File
226
      Reg_File Reg_File (.clk(clk), .reset(reset),
227
          .RegWrite(RegWrite_top),
          .Rs1(instruction_top[19:15]),
          .Rs2(instruction_top[24:20]),
          .Rd(instruction_top[11:7]),
          .Write_data(WriteBack_top), .read_data1(Rd1_top),
          .read_data2(Rd2_top));
      // Immediate Generator
229
      ImmGen ImmGen (.Opcode(instruction_top[6:0]),
230
          .instruction(instruction_top), .ImmExt(ImmExt_top));
231
      // Control Unit
232
      Control_Unit Control_Unit
          (.instruction(instruction_top[6:0]),
          .Branch(branch_top), .MemRead(MemRead_top),
          .MemtoReg(MemtoReg_top), .ALUOp(ALUOp_top),
          .MemWrite(MemWrite_top), .ALUSrc(ALUSrc_top),
          .RegWrite(RegWrite_top));
      // ALU Control
235
      ALU_Control ALU_Control (.ALUOp(ALUOp_top),
236
          .fun7(instruction_top[30]),
          .fun3(instruction_top[14:12]),
          .Control_out(control_top));
237
      // ALU
238
      ALU_unit ALU (.A(Rd1_top), .B(mux1_top),
239
          .Control_in(control_top), .ALU_Result(address_top),
          .zero(zero_top));
```

```
240
       // ALU Mux
241
       Mux3 ALU mux (.sel3(ALUSrc top), .A3(Rd2 top),
242
          .B3(ImmExt_top), .Mux3_out(mux1_top));
243
       // Adder
244
       Adder Adder (.in_1(PC_top), .in_2(ImmExt_top),
245
          .Sum_out(Sum_out_top));
246
       // AND Gate
247
       AND_logic AND (.branch(branch_top), .zero(zero_top),
          .and_out(sel2_top));
249
       // Mux
250
       Mux2 Adder_mux (.sel2(sel2_top), .A2(NexttoPC_top),
251
          .B2(Sum_out_top), .Mux2_out(PCin_top));
252
       // Data Memory
253
       Data_Memory Data_mem (.clk(clk), .reset(reset),
254
          .MemWrite(MemWrite_top), .MemRead(MemRead_top),
          .read_address(address_top), .Write_data(Rd2_top),
          .MemData_out(Memdata_top));
255
       // Mux
256
       Mux3 Memory_mux (.sel3(MemtoReg_top),
257
          .A3(address_top), .B3(Memdata_top),
          .Mux3_out(WriteBack_top));
  endmodule
```

## 2 Testbench

```
timescale 1ns / 1ps

module tb_top;
// Inputs
reg clk;
reg reset;

// Instantiate the top module with name 'uut'
top uut (
```

```
.clk(clk),
10
          .reset(reset)
11
      );
12
      // Clock generation
14
      initial begin
          clk = 0;
16
          forever #5 clk = ~clk; // 10ns clock period
17
      end
18
19
      // Test stimulus
20
      initial begin
          // Initialize
22
          reset = 1;
          #20 reset = 0; // Release reset after 20ns
          // Test case 1: Basic instruction fetch and PC
             increment
          #50;
          $display("Time=%0t PC_top=%h instruction_top=%h",
28
              $time, uut.PC_top, uut.instruction_top);
          // Test case 2: Register write and ALU operation
              (e.g., ADD instruction)
          #50;
31
          $display("Time=%Ot Rd1_top=%h Rd2_top=%h
              address_top=%h", $time, uut.Rd1_top,
             uut.Rd2_top, uut.address_top);
          // Test case 3: Memory read/write
34
          #50;
35
          $display("Time=%Ot Memdata_top=%h
36
              WriteBack_top=%h", $time, uut.Memdata_top,
             uut.WriteBack_top);
          // Test case 4: Branch condition
38
          #50;
39
          $display("Time=%Ot PCin_top=%h Sum_out_top=%h",
40
              $time, uut.PCin_top, uut.Sum_out_top);
41
          // End simulation
42
          #100 $finish;
43
      end
44
```

```
// Monitor signals
initial begin

$monitor("Time=%0t reset=%b PC_top=%h
instruction_top=%h RegWrite_top=%b", $time,
reset, uut.PC_top, uut.instruction_top,
uut.RegWrite_top);
end

end

end

endmodule
```