{"payload":{"header_redesign_enabled":false,"results":[{"id":"368072228","archived":false,"color":"#b2b7f8","followers":10,"has_funding_file":false,"hl_name":"parnabghosh1004/Floating-Point-ALU","hl_trunc_description":"Verilog Gate level Implementation of floating point arithmetic as per IEEE 754","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":368072228,"name":"Floating-Point-ALU","owner_id":67265356,"owner_login":"parnabghosh1004","updated_at":"2021-05-18T16:35:38.724Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aparnabghosh1004%252FFloating-Point-ALU%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/parnabghosh1004/Floating-Point-ALU/star":{"post":"-WOhwJrYggE1LFzqoPdQvQPEEklfyJXpg4qjRTrHKyj6vWq-lB2buQaqNiuOq915Am_ezp3dyYtMlu9MR-qQeQ"},"/parnabghosh1004/Floating-Point-ALU/unstar":{"post":"_6wXkdkjMYEJLOpzgaViNJ9IcSu9ypezqipMBQ8Yh73xOWHG4lxXPoi-3pTqUgMkNUyII_NYWP-ZQhSYUPbG1w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"FFwHV2HKv8xgiF78Zk9OSbcO0ry08FVGaU6gXvKo67pSL-2Kpq6cRPXgPLT1aK9KohIS8QUhbnwKsUv9gWwY0A"}}},"title":"Repository search results"}