Skip to content
This repository
Browse code

fix typo

  • Loading branch information...
commit 12b007e2787c1d9ccbd23ea20f329703b3412827 1 parent 06d08af
authored June 11, 2012

Showing 1 changed file with 1 addition and 1 deletion. Show diff stats Hide diff stats

  1. 2  docs/pdds/draft/pdd32_m0.pod
2  docs/pdds/draft/pdd32_m0.pod
Source Rendered
@@ -1044,7 +1044,7 @@ M0 registers will not have innate types; they'll be nothing more than a
1044 1044
 collection of bits which are assumed to have a certain type by M0's ops.  The
1045 1045
 types that ops attribute to register values will be based on the position of
1046 1046
 the register in an M0 call frame's register set.  The proposed structure uses the
1047  
-first 8 registers for information specific to the call frame and has 60 of each primitive
  1047
+first 8 registers for information specific to the call frame and has 61 of each primitive
1048 1048
 type:
1049 1049
 
1050 1050
     number  type

0 notes on commit 12b007e

Please sign in to comment.
Something went wrong with that request. Please try again.