Exponent Circuit

Parsa Salamatipour

May 2024

Abstract

For computing $\mathbf{a}^{\mathbf{b}}$ in floating point format, there are 3 steps required:

- 1. Square root $(\sqrt{\mathbf{a}})$
- 2. Square (\mathbf{a}^2)
- 3. Multiply powers of 2 (\mathbf{a}^{2^k}) and roots of 2 $(\sqrt[2^k]{\mathbf{a}})$ with respect to \mathbf{b} to calculate $\mathbf{a}^{\mathbf{b}}$.

We describe each in detail in each section.

1 Square Root

1.1 Integer Square Root

The following algorithm calculates square root of a binary unsigned integer using Restoring-Method

```
Algorithm 1 INT-SQRT
Input: \mathbf{a} = a_{n-1} a_{n-2} \dots a_0
Output: \mathbf{q} = q_{m-1} \dots q_0 = \sqrt{\mathbf{a}}
   n := \# \text{bits}(\mathbf{a})
   m := \# \text{bits}(\mathbf{q}) = \frac{n}{2}
   if n is even then
        Group a_{n-1}a_{n-2}, a_{n-3}a_{n-4}, ..., a_1a_0
        as g_{m-1}, g_{m-2}, ..., g_0
   else
        Group 0a_{n-1}, a_{n-2}a_{n-3}, ..., a_1a_0
        as g_{m-1}, g_{m-2}, ..., g_0
   for i from m-1 to 0 do
        if g_{m-1} \dots g_i \ge q_{m-1} \dots q_{i+1}01 then
             g_{m-1} \dots g_i \leftarrow g_{m-1} \dots g_i - q_{m-1} \dots q_{i+1}01
             q_i \leftarrow \mathbf{1}
        else
             q_i \leftarrow \mathbf{0}
   return q
```

For simplicity of the Int-Sqrt circuit we use a **Subtract if Positive** (Subpos) component which is implemented using a **subtractor** and a **mux**.

Algorithm 2 Subtract if Positive (SubPos)

```
Input: a , b

Output: c

if a \ge b then

return a - b

oldon

return a

\triangleright Subtract

else

return a
```

The integer square root with 8 bit input and 4 bit output.




Figure 1: SubPos




Figure 2: 8 bit Int-SQRT

1.2 Fraction Square Root

Using the Int-SQRT we can calculate square root of a fraction (0.110010...). the trick is that if the number is n bits, we add $\underbrace{0...0}$ to the right side of the

number. This doesn't change the value of the number, but we can use a $2n \times n$ Int-Sqrt to calculate square root of the number with n bit accuracy. For example if we want to calculate Sqrt(0.10100101) we can give 1010010100000000 to a 16×8 Int-Sqrt. The result of the Int-Sqrt would be 11001101, so the actual answer is 0.11001101 (the square root of 0.10100101 is actually 0.11001101).




Figure 3: Fraction-Sqrt

From fig. 3 we can simplify the Fraction-Sqrt circuit knowing that the right half bits are all zero:




Figure 4: 4 bit Fraction-SQRT simplified version

1.3 Floating-Point Square Root

```
Algorithm 3 FLOAT-SQRT
Input: \mathbf{a} = S : E : F
                                                                                 ▷ Sign, Exponent, Fraction
Output: \sqrt{a} = S' : E' : F'
   if S is negative (1) then
        terminate
   if F and E are \mathbf{0} then
        Return \mathbf{0}
   S' \leftarrow \mathbf{0}
   if E is even then
         F' \leftarrow \text{Fraction-Sqrt}(01:F)
   else
        F' \leftarrow \text{Fraction-Sqrt}(\mathbf{1}: F: \mathbf{0})
   \begin{array}{l} E' \leftarrow \frac{E}{2} \\ F' \leftarrow F'[1 \underline{:} \ end - 1] \end{array}
                                                                             \triangleright E' \leftarrow bias + SAR(E - bias)
                                                                                              \triangleright F' is now f bits
   return \sqrt{\mathbf{a}}
```




Figure 5: Float-Sqrt

2 Square

2.1 Integer Square

For squaring a number we can use a simple array multiplier. But the problem is that the multiplicand and multiplier are the same and some simplifications can be applied. Every bit has hidden carries in it that would be carried to the next level in the implementation. The plus (+) sign is addition.

```
\begin{array}{lll} q_0 = a_0 a_0 & = a_0 \\ q_1 = a_0 a_1 + a_1 a_0 & = 0 \\ q_2 = a_0 a_2 + a_1 a_1 + a_2 a_0 & = a_0 a_1 + a_1 \\ q_3 = a_0 a_3 + a_1 a_2 + a_2 a_1 + a_3 a_0 & = a_0 a_2 \\ q_4 = a_0 a_4 + a_1 a_3 + a_2 a_2 + a_3 a_1 + a_4 a_0 & = a_0 a_3 + a_1 a_2 + a_2 \\ q_5 = a_0 a_5 + a_1 a_4 + a_2 a_3 + a_3 a_2 + a_4 a_1 + a_5 a_0 & = a_0 a_4 + a_1 a_3 \\ \vdots & \vdots & \vdots & \vdots \end{array}
```

For 4 bit squarer it would be like this:

$$\begin{array}{lll} q_0 = a_0 a_0 & = a_0 \\ q_1 = a_0 a_1 + a_1 a_0 & = 0 \\ q_2 = a_0 a_2 + a_1 a_1 + a_2 a_0 & = a_0 a_1 + a_1 \\ q_3 = a_0 a_3 + a_1 a_2 + a_2 a_1 + a_3 a_0 & = a_0 a_2 \\ q_4 = a_1 a_3 + a_2 a_2 + a_3 a_1 & = a_0 a_3 + a_1 a_2 + a_2 \\ q_5 = a_2 a_3 + a_3 a_2 & = a_1 a_3 \\ q_6 = a_3 a_3 & = a_2 a_3 + a_3 \\ q_7 = 0 & = 0 \end{array}$$

2.2 Float Square




Figure 6: 4 bit Int-Square

3 Main Algorithm

For computing $\mathbf{a}^{\mathbf{b}}$ we first check for E of exponent (\mathbf{b}_E) . If it is negative, then we take the Float-Sqr(\mathbf{a}) and if the corresponding digit in the \mathbf{b}_F with respect to E is 1 then we multiply q by \mathbf{a} . If E is posative, we every time compute Float-Sqr(\mathbf{a}_1) and Float-Square(\mathbf{a}_2) and multiply q by \mathbf{a}_1 and \mathbf{a}_2 if the corrisponding digit in \mathbf{b}_F with respect to E is 1.

3.1 Registers

a, b(S : E : F), a', q, End, F₁, F₂, i, j, SC, SC $_{\frac{1}{x}}$, ReciprocalRegister, ShiftCtrl, MultiplyCtrl, ReciprocalCtrl

Algorithm 4 EXPONENT

```
Input: \mathbf{a} = a_S \mathbf{a}_E \mathbf{a}_F, \mathbf{b} = S\mathbf{E}\mathbf{F}
Output: \mathbf{q} = q_S \mathbf{q}_E \mathbf{q}_F = \mathbf{a}^{\mathbf{b}}
    e: \# bits of Exponent
    f: #bits of Fraction
    \mathbf{q} \leftarrow 0 : bias : \mathbf{0}
    E = \mathbf{b} - bias
    if E < 0 then
          while E < 0 do
                 \mathbf{a} \leftarrow \text{Float-Sqrt}(\mathbf{a})
                 E \leftarrow E + 1
          \mathbf{q} \leftarrow \text{Float-Multiply}(\mathbf{a})
           for i in digits of \mathbf{F} do
                 \mathbf{a} \leftarrow \text{Float-Sqrt}(\mathbf{a})
                 if i is 1 then
                       \mathbf{q} \leftarrow \text{Float-Multiply}(\mathbf{a})
    else if E \geq f then
           while E > f do
                 \mathbf{a} \leftarrow \text{Float-Square}(\mathbf{a})
                 E \leftarrow E - 1
           for i in reversed digits of {\bf F} do
                 \mathbf{a} \leftarrow \text{Float-Square}(\mathbf{a})
                 if i is 1 then
                       \mathbf{q} \leftarrow \text{Float-Multiply}(\mathbf{a})
          \mathbf{a} \leftarrow \text{Float-Square}(\mathbf{a})
           \mathbf{q} \leftarrow \text{FLOAT-MULTIPLY}(\mathbf{q}, \mathbf{a})
    else
          \mathbf{a}': square root register
          \mathbf{F_1'}:\mathbf{F_2'}: real position of Fraction register
          \mathbf{a}' \leftarrow \mathbf{a}
          \mathbf{F_1'} \leftarrow 0 \dots 01
          \mathbf{F_2^{\prime}} \leftarrow \mathbf{b}_F
           while E > 0 do
                 \mathrm{SHL}(\mathbf{F_1'}:\mathbf{F_2'})
                \mathbf{E} \leftarrow \mathbf{E} - 1
          for i from f to 1 do
                 Shr(\mathbf{F_1'}: F_1')
                 \mathrm{SHL}(F_2':\mathbf{F_2'})
                 \mathbf{a} \leftarrow \text{Float-Square}(\mathbf{a})
                 \mathbf{a}' \leftarrow \text{Float-Sqrt}(\mathbf{a}')
                 if F_1' is 1 then
                       \mathbf{q} \leftarrow \text{Float-Multiply}(\mathbf{q}, \, \mathbf{a})
                if F_2' is 1 then
                       \mathbf{q} \leftarrow \text{Float-Multiply}(\mathbf{q}, \mathbf{a}')
    return q
```

Algorithm 5 EXPONENT-RTL

```
a_{LD}|\mathbf{a}\leftarrow\mathbf{a_{in}}
b_{LD}|\mathbf{b}\leftarrow\mathbf{b_{in}}
a_{LD}|\mathbf{a}' \leftarrow \mathbf{a_{in}}
Start|End \leftarrow 0
Start|\mathbf{q} \leftarrow 0: bias: \mathbf{0}
Start|E_{<0}: \mathbf{E} \leftarrow \mathbf{E} - bias
Start|E_{>f} \leftarrow \mathbf{E} - bias > f
Start|\mathbf{F_1} \leftarrow 0 \dots 01
Start|\mathbf{F_2} \leftarrow \mathbf{F}
Start|i \leftarrow 0
Start|j \leftarrow 0
Start|ShiftCtrl \leftarrow 1
Start|MultiplyCtrl \leftarrow 0
Start|ReciprocalCtrl \leftarrow 0
ShiftCtrl \cdot E_{<0} | \mathbf{a} \leftarrow \text{Float-Sqrt}(\mathbf{a})
ShiftCtrl \cdot E_{>f} | \mathbf{a} \leftarrow \text{Float-Square}(\mathbf{a})
ShiftCtrl \cdot \overline{E_{>f}} \cdot \overline{E_{<0}} | Shl(\mathbf{F_1} : \mathbf{F_2})
ShiftCtrl \cdot \overline{E_{>f}} | \mathbf{E} - \mathbf{E}_{>f} |
ShiftCtrl \cdot E_{>f}|\mathbf{E}++
ShiftCtrl \cdot E_{=0}|ShiftCtrl \leftarrow 0
ShiftCtrl \cdot E_{=0}|MultiplyCtrl \leftarrow 1
ShiftCtrl \cdot E_{=0} | \mathbf{SC} \leftarrow f
MultiplyCtrl \cdot \overline{E_{>f}} \cdot \overline{E_{<0}} | i \leftarrow Shr(\mathbf{F_1})
MultiplyCtrl \cdot \overline{E_{>f}} \cdot \overline{E_{<0}} | j \leftarrow Shl(\mathbf{F_2})
MultiplyCtrl \cdot \overline{E_{>f}} \cdot \overline{E_{<0}} | \mathbf{a} \leftarrow \text{Float-Square}(\mathbf{a})
MultiplyCtrl \cdot \overline{E_{>f}} \cdot \overline{E_{<0}} | \mathbf{a}' \leftarrow \text{FLOAT-SQRT}(\mathbf{a}')
MultiplyCtrl \cdot E_{<0}|i \leftarrow Shr(\mathbf{F})
MultiplyCtrl \cdot E_{<0}|j \leftarrow 0
MultiplyCtrl \cdot E_{<0} | \mathbf{a} \leftarrow \text{Float-Sqrt}(\mathbf{a})
MultiplyCtrlE_{>f}|i \leftarrow Shl(\mathbf{F})
MultiplyCtrlE_{>f}|j\leftarrow 0
MultiplyCtrlE_{>f}|\mathbf{a} \leftarrow \text{FLOAT-SQUARE}(\mathbf{a})
MultiplyCtrl|\mathbf{SC}--
MultiplyCtrl \cdot i | \mathbf{q} \leftarrow \text{FLOAT-MULT}(\mathbf{q}, \mathbf{a})
MultiplyCtrl \cdot j | \mathbf{q} \leftarrow \text{FLOAT-MULT}(\mathbf{q}, \mathbf{a}')
MultiplyCtrl \cdot SC_{=0}|MultiplyCtrl \leftarrow 0
MultiplyCtrl \cdot SC_{=0} \cdot S|ReciprocalCtrl \leftarrow 1
MultiplyCtrl \cdot SC_{=0} \cdot S|\mathbf{SC}_{\frac{1}{x}} \leftarrow \#(\frac{1}{x} \ iterations)
MultiplyCtrl \cdot SC_{=0} \cdot \overline{S}|End \leftarrow 1
ReciprocalCtrl|ReciprocalRegister_{LD} \leftarrow 1
ReciprocalCtrl|\mathbf{SC}_{\underline{1}}--
ReciprocalCtrl \cdot S\bar{C}_{1=0}|ReciprocalCtrl \leftarrow 0
ReciprocalCtrl \cdot SC_{\frac{1}{\alpha}=0} | ReciprocalRegister_{LD} \leftarrow 0
ReciprocalCtrl \cdot SC_{1=0}|\mathbf{q} \leftarrow \mathbf{ReciprocalRegister}
ReciprocalCtrl \cdot SC_{\frac{1}{2}=0}|End \leftarrow 1
```

For designing this circuit, we break it into 2 parts: Controller and Arithmetic

3.2 Arithmetic

The following circuits are all for the Arithmetic part and is concluded from the Exponent-RTL (Algorithm 5). All the Muxs are controlled with decoded selects:




Figure 7: MUX with decoded select (Mux)




Figure 8: That excact same (Mux)

Arithmetic circuit:




Figure 9: Arithmetic of a (Connected to CTRL))




Figure 10: Arithmetic of S (Connected to CTRL))




Figure 11: Arithmetic of $\mathbf{E},\,E_{<0}$ and $E_{>f}$ (Connected to CTRL))




Figure 12: Arithmetic of \mathbf{F} (Connected to CTRL))




Figure 13: Arithmetic of \mathbf{a}' (Connected to CTRL))




Figure 14: Arithmetic of q (Connected to CTRL))




Figure 15: Arithmetic of End (Connected to CTRL))




Figure 16: Arithmetic of F_1 and F_2 (Connected to CTRL))




Figure 17: Arithmetic of i (Connected to CTRL))




Figure 18: Arithmetic of j (Connected to CTRL))




Figure 19: Arithmetic of SC (Connected to CTRL))




Figure 20: Arithmetic of $SC_{\frac{1}{x}}$ (Connected to CTRL))




Figure 21: Arithmetic of ShiftController, MultiplyController and ReciprocalController (Connected to CTRL))




Figure 22: Reciprocal [1]

3.3 Controller

The following logics are for the CTRL component we saw earlier:

$$\begin{aligned} a_{LD} &= a_{LDin} + SCt \cdot (E_{<0} + E_{>f}) + MCt \\ a_{S_0} &= a_{LDin} \\ a_{S_1} &= SCt \cdot E_{>f} + MCt \cdot (E_{>f} + \overline{E_{<0}} \cdot \overline{E_{>f}}) \\ a_{S_2} &= E_{<0} \cdot (SCt + MCt) \\ S_{LD} &= b_{LDin} \\ E_{LD} &= b_{LDin} + Start \\ E &- &= \overline{E_{>f}} \\ E &+ &= E_{>f} \\ E_{S_0} &= b_{LDin} \\ E_{S_1} &= Start \\ E_{>fLD} &= Start \\ E_{<0LD} &= Start \\ E_{<0LD} &= Start \\ F_{LD} &= b_{LDin} + MCt \cdot (E_{<0} + E_{>f}) \\ F_{S_0} &= b_{LDin} \\ F_{S_1} &= MCt \cdot E_{<0} \\ F_{S_2} &= MCt \cdot E_{>f} \\ a'_{DL} &= a_{LDin} + MCt \cdot \overline{E_{<0}} \cdot \overline{E_{>f}} \\ a'_{S_0} &= a_{LDin} \\ a'_{S_0} &= MCt \cdot \overline{E_{<0}} \cdot \overline{E_{>f}} \\ q_{LD} &= Start + MCt \cdot (i+j) + RCt \cdot NOR(SC_{\frac{1}{x}}) \\ q_{S_0} &= i \cdot j \\ q_{S_1} &= i \cdot \overline{j} \\ q_{S_2} &= \overline{i} \cdot j \\ q_{S_3} &= MCt \cdot (i+j) \\ q_{S_4} &= RCt \cdot NOR(SC_{\frac{1}{x}}) \\ q_{S_5} &= Start \\ End_{set} &= RCt \cdot NOR(SC_{\frac{1}{x}}) + MCt \cdot NOR(SC) \cdot \overline{S} \\ End_{reset} &= Start \end{aligned}$$

```
F_{1LD} = Start + \overline{E_{<0}} \cdot \overline{E_{>f}} \cdot (SCt + MCt)
      F_{2LD} = Start + \overline{E_{<0}} \cdot \overline{E_{>f}} \cdot (SCt + MCt)
       F_{1S_0} = SCr \cdot \overline{E_{<0}} \cdot \overline{E_{>f}}
       F_{1S_1} = MCt \cdot \overline{E_{<0}} \cdot \overline{E_{>f}}
       F_{1S_2} = Start
        F_{2S_0} = \overline{E_{<0}} \cdot \overline{E_{>f}} \cdot (SCt + MCt)
        F_{2S_1} = Start
        i_{LD} = Start + MCt
          i_{S_0} = Start
          i_{S_1} = MCt \cdot E_{<0}
          i_{S_2} = MCt \cdot E_{>f}
          i_{S_3} = MCt \cdot (\overline{E_{<0}} \cdot \overline{E_{>f}})
        j_{LD} = Start + MCt
         j_{S_0} = Start + MCt \cdot (E_{<0} + E_{>f})
         j_{S_1} = MCt \cdot \overline{E_{<0}} \cdot \overline{E_{>f}}
     SC_{LD} = SCt \cdot NOR(E)
  SC - - = MCt
  SC_{\frac{1}{\alpha}LD} = MCt \cdot NOR(SC) \cdot \overline{S}
SC_{\underline{1}} - - = RCt
    SCt_{set} = Start
 SCt_{reset} = SCt \cdot NOR(E)
   MCt_{set} = SCt \cdot NOR(E)
MCt_{reset} = MCt \cdot NOR(SC) \cdot \overline{S}
    RCt_{set} = MCt \cdot NOR(SC) \cdot \overline{S}
 RCt_{reset} = RCt \cdot NOR(SC_{1})
    RR_{LD} = RCt \cdot OR(SC_{\frac{1}{x}})
     RR_{S_0} = (SC_{\frac{1}{x}} \neq \# reciprocal iterations)
```

References

[1] A. Habegger, A. Stahel, J. Goette, and M. Jacomet, "An efficient hardware implementation for a reciprocal unit," in 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications, pp. 183–187, 2010.