{"payload":{"header_redesign_enabled":false,"results":[{"id":"363921186","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"parsa-hn/CAL-ARM","hl_trunc_description":"Computer architecture lab ARM processor with Verilog. ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":363921186,"name":"CAL-ARM","owner_id":50519313,"owner_login":"parsa-hn","updated_at":"2022-10-05T13:29:56.805Z","has_issues":true}},"sponsorable":false,"topics":["pipeline","cache","verilog","sram"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aparsa-hn%252FCAL-ARM%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/parsa-hn/CAL-ARM/star":{"post":"teCivsC777OCVSGNxhxnxLqFdcS1Bz1qEbanF1pgKtFSSRiNGqbQpwLOZjWimQojoEWvcgGc9KQsxabolpsY1w"},"/parsa-hn/CAL-ARM/unstar":{"post":"JLmAf1FY8jSV1EOUs96TxeNmUEAYkncIl75oolqv5hJZa6lLoj3mxmw7T1LR_jPSWwK5TXDlbRGCR64XeIlDkg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"l4wgJtzpAiBqI0cutrAWUMp4SPtSWeTBoZFyD_jQ2b60X6XteXXHXj2lyYJmbFOgHeCkxdaJtz1g8CS0igyw0g"}}},"title":"Repository search results"}