# A SIMPLE SYSTEM WITH DIRECT MEMORY ACCESS MODULE IN VERILOG

# **Interface Circuits**

Mohammad Parsa Bashari 400104812

Fall 2024

# Contents

1		blem Statement	3
	1.1	Traditional Approach: Processor-Driven Data Transfer	3
		Direct Memory Access (DMA)	
2	Imp	plementation	4
	2.1	General Architecture	4
	2.2	I/O Module	5
	2.3	Memory Module	5
	2.4	CPU Module	6
	2.5	DMA Module	7
	2.6	Top Module	8
3	Eva	luation and Results	10
	3.1	Testbench Module	10
	3.2	Results	10

#### 1 Problem Statement

In modern computing systems, efficient data transfer between memory and peripheral devices is critical for achieving high performance. Direct Memory Access (DMA) modules play a key role in enabling such efficient transfers without burdening the processor. In this section, we describe the problems with the traditional approach and explain how DMA addresses these issues.

#### 1.1 Traditional Approach: Processor-Driven Data Transfer

In traditional systems, data transfer between memory and peripheral devices (I/O modules) is managed entirely by the processor. This approach involves the processor executing a series of instructions to read data from the source, temporarily store it in registers, and then write it to the destination. While simple to implement, this method has several drawbacks. High CPU utilization occurs because the processor is heavily involved in managing the data transfer, leaving fewer resources available for executing application logic. The data transfer speed is limited by the processor's instruction execution rate, resulting in inefficiencies for large-scale or frequent data transfers.

### 1.2 Direct Memory Access (DMA)

Direct Memory Access (DMA) is a hardware-based mechanism designed to overcome the limitations of processor-driven data transfer. A DMA controller operates independently of the processor, directly managing data transfers between memory and peripherals. This reduces processor involvement and improves system efficiency. The DMA controller offloads data transfer tasks from the processor, allowing it to focus on computational workloads.

## 2 Implementation

#### 2.1 General Architecture

Figure 1 illustrates the general architecture of our system, along with the bus structure. The system contains four main modules (CPU, Memory, I/O, and DMA) that are connected by two buses: (1) System Bus, which connects Memory, CPU, and DMA; and (2) Peripheral Bus, which connects the I/O module to DMA.




Figure 1: General system architecture.

Table 1 provides explanations for the signals in the system bus. Along with some basic signals, such as clock and reset, there are data and address lines (32 bits and 8 bits, respectively). There are also two control signals, mem\_read\_enable and mem\_write\_enable, to perform memory module operations. For bus arbitration purposes, there is a signal, cpu\_has\_bus that shows if the CPU is using the bus. DMA module will use this signal to perform cycle stealing when the CPU is not using the bus.

Signal	Explanation
mem_address (8 bits)	Address line.
mem_data (32 bits)	Data line.
mem_read_enable	Read enable signal for memory.
mem_write_enable	Write enable signal for memory.
cpu_has_bus	Shows if the CPU is using the bus.

Table 1: System bus signal lines.

Table 2 provides explanations for the signals in the peripheral bus. When there is new data ready in the I/O module, it sets the new\_io\_data\_ready signal to one and puts the new data on the io\_data line. DMA is then notified and stores the new data in its buffer. DMA then waits for the bus to be free and uses cycle stealing to transfer the data to memory.

Signal	Explanation
io_data (32 bits)	Data line for transferring from I/O module to DMA.
new_io_data_ready	Shows if I/O module has a new data ready.

Table 2: Peripheral bus signal lines.

This system is implemented using the hardware description language, Verilog. The following subsections provide the code along with an explanation for each module in the system.

#### 2.2 I/O Module

The I/O module is implemented in a way that simulates a peripheral device such as a keyboard. The Verilog code for the I/O module is shown in Code Snippet 1.

```
module IO(
       input clk,
2
       input reset,
       output reg new_data_ready,
5
       output reg [31:0] io_data
6
  );
       reg [34:0] counter; // bits 34:3 is data, bits 2:0 for counting 8 cycles
7
       always @(posedge clk or posedge reset) begin
9
           if (reset) begin
                counter <= 0;
           end else begin
12
                counter = counter + 1;
13
               new_data_ready <= 0;</pre>
14
                if (counter[2:0] == 3'b1) begin // generate a new data every 8 cycles
                    io_data <= counter[34:3];</pre>
                    new_data_ready <= 1;</pre>
18
           end
19
20
       end
  endmodule
```

Code Snippet 1: I/O Module Verilog Code.

This I/O module uses a counter which generates new data every 8 cycles. The counter is 35 bits itself. The 3 rightmost bits are used to count every 8 cycles and the rest 32 bits are used as I/O data. So by setting the counter to zero at reset (line 11), it produces subsequent numbers (0, 1, 2, ...) every 8 cycles (lines 16 and 17).

#### 2.3 Memory Module

Code Snippet 2 shows the Verilog code for the memory module. This memory contains 256 words, each 32 bits (1KB in total). The data line is defined as inout to enable a duplex pin, used for both write and read data. If the read\_enable is active, this data line is set to the data in memory at the address in the address line (line 17). If read\_enable is not active, this line is set to high-Z, enabling an outer drive of the data signal (for a possible write operation). Note that the write operation is synchronous (lines 11-15) when the read operation is not.

```
1 module Memory(
2
      input clk,
      input reset,
      input [7:0] address,
4
      inout [31:0] data,
5
      input write_enable,
6
      input read_enable
7
  );
8
      reg [31:0] mem [0:255]; // 256-word memory (each word 32 bits)
9
      always @(posedge clk) begin
           if (write_enable) begin
12
13
               mem[address] = data;
14
      end
17
      assign data = (read_enable) ? mem[address] : 32'bz;
  endmodule
```

Code Snippet 2: Memory Module Verilog Code.

#### 2.4 CPU Module

Code Snippet 3 shows the Verilog code for the CPU module. As shown in Figure 1, the CPU module gets opcode (2 bits) and input\_address (8 bits) as input. These inputs determine the instruction that the CPU has to execute and are used later in the testbench. The CPU is connected to the system bus (described in Table 1) using its ports. The mem\_data port is defined as inout to enable both LOAD and STORE instructions to use the same data channel. In addition, the CPU has an internal 32-bit register (line 11) to enable load/store operations.

The CPU determines the control signals at the positive edge of each clock based on the value of opcode. In the case of 01, the CPU issues a LOAD instruction that reads from a memory location and stores the result in the CPU's internal register. In the case of 10, the CPU issues a STORE instruction that writes the value of the internal register to a memory location. In both cases above, the CPU activates the signal get\_bus (which is connected to the cpu\_has\_bus signal in the system bus) to get control of the bus. A 00 or 11 opcode shows a NOP. In this case, the CPU disables the get\_bus signal to let the DMA steal the cycles of NOP. In the end, the actual outputs of the CPU module are controlled by the signal get\_bus (lines 17-20), setting them to high-Z when the CPU is not using the bus (like a tri-state buffer).

```
module CPU(
      input clk,
2
      input reset,
3
      output reg get_bus,
      output [7:0] mem_address,
      inout [31:0] mem_data,
6
      output mem_write_enable,
      output mem_read_enable,
      input [1:0] opcode, // 2-bit opcode: 01 - LOAD, 10 - STORE, otherwise - NOP
      input [7:0] input_address, // Address for LOAD/STORE
      output reg [31:0] register // Internal register to simulate load/store operations
11
  );
12
      reg [31:0] data;
      reg [7:0] address;
14
      reg write_enable;
      reg read_enable;
16
```

```
assign mem_data = (get_bus & write_enable) ? data : 32'bz;
17
18
       assign mem_address = (get_bus) ? address : 8'bz;
19
       assign mem_write_enable = (get_bus) ? write_enable : 1'bz;
       assign mem_read_enable = (get_bus) ? read_enable : 1'bz;
20
       always @(posedge clk or posedge reset) begin
           if (reset) begin
23
               get_bus <= 0;
24
25
               write_enable <= 0;</pre>
               read_enable <= 0;
26
               address <= 8'b0;
27
               register <= 32'b0;
           end else begin
             if (read_enable) register = mem_data;
30
               case (opcode)
31
                    2'b01: begin // LOAD
33
                        get_bus = 1;
                        read_enable = 1;
34
                        write_enable = 0;
                        address = input_address;
36
                    end
37
                    2'b10: begin // STORE
38
                        get_bus = 1;
39
                        read_enable = 0;
40
                        write_enable = 1;
41
                        address = input_address;
                        data = register;
                    end
44
                    default: begin // NOP
                        get_bus = 0;
46
47
                    end
                endcase
48
           end
       end
50
  endmodule
```

Code Snippet 3: CPU Module Verilog Code.

#### 2.5 DMA Module

Code Snippet 4 shows the Verilog code for the DMA module. According to the use of a memory-mapped I/O scheme, the memory location 0 is dedicated to the I/O module data. The DMA module checks if the I/O module has new data and if so, it stores this data in an internal buffer (defined in line 12) and sets the variable new\_data\_in\_buffer to one, showing that a new data is in the buffer waiting for being written in memory. Based on the cycle-stealing approach, the DMA module then waits for the signal cpu\_has\_bus to get zero (bus become free), and then writes this data in the memory location 0.

It is worth noting that if the CPU does not free the bus until another data arrives from the I/O module, the previous data in the DMA's buffer will be overwritten by the new one. In addition, in the same way as in the CPU module, the actual outputs of the DMA module are controlled by the cpu\_has\_bus signal in a tri-state buffer style to free the bus (by setting high-Z values) when the CPU is driving the bus lines.

```
1 module DMA(
2 input clk,
3 input reset,
```

```
input cpu_has_bus,
      input [31:0] io_data,
      input new_io_data_ready,
      output [7:0] mem_address,
      output [31:0] mem_data,
      output mem_write_enable,
9
      output mem_read_enable
10
11 );
      reg [31:0] buffer;
12
      reg new_data_in_buffer;
13
14
      assign mem_address = (!cpu_has_bus & new_data_in_buffer) ? 8'b0 : 8'bz;
      assign mem_data = (!cpu_has_bus & new_data_in_buffer) ? buffer : 32'bz;
      assign mem_read_enable = (!cpu_has_bus) ? 1'b0 : 1'bz;
17
      assign mem_write_enable = (!cpu_has_bus) ? new_data_in_buffer : 1'bz;
18
      always @(posedge clk or posedge new_io_data_ready) begin
20
          if (new_io_data_ready) begin
               buffer = io_data;
               new_data_in_buffer = 1;
           end else if (!cpu_has_bus & mem_write_enable)
24
               new_data_in_buffer = 0; // if CPU released the bus and DMA wrote into Memory
26
27
      always @(posedge reset) begin
28
          buffer = 0;
           new_data_in_buffer = 0;
30
31
32 endmodule
```

Code Snippet 4: DMA Module Verilog Code

#### 2.6 Top Module

In the top module (named System), which contains the whole system, the four main modules are instantiated and are connected through two buses as shown in Figure 1. The Verilog code of this module is shown in Code Snippet 5.

```
1 module System(
      input clk,
2
      input reset,
      input [1:0] opcode, // Opcode for CPU (01 - LOAD, 10 - STORE, otherwise - NOP)
      input [7:0] input_address, // Address for LOAD/STORE
      output [31:0] cpu_register
6
7
  );
      // System Bus (CPU, Memory, DMA)
9
      wire [7:0] mem_address;
      wire [31:0] mem_data;
      wire mem_write_enable;
      wire mem_read_enable;
      wire cpu_has_bus;
14
16
      // Peripheral Bus (I/O Module <-> DMA)
17
      wire [31:0] io_data;
      wire new_io_data_ready;
18
19
```

```
CPU cpu(
20
           .clk(clk),
21
          .reset(reset),
           .get_bus(cpu_has_bus),
23
           .mem_address(mem_address),
           .mem_data(mem_data),
           .mem_write_enable(mem_write_enable),
26
           .mem_read_enable(mem_read_enable),
27
           .opcode(opcode),
28
           .input_address(input_address),
29
           .register(cpu_register)
30
      );
31
      Memory memory(
33
          .clk(clk),
34
           .reset(reset),
36
           .address(mem_address),
           .data(mem_data),
37
           .write_enable(mem_write_enable),
39
           .read_enable(mem_read_enable)
      );
40
41
42
      DMA dma(
          .clk(clk),
43
           .reset(reset),
44
           .io_data(io_data),
           .new_io_data_ready(new_io_data_ready),
46
           .mem_address(mem_address),
47
           .mem_data(mem_data),
           .mem_write_enable(mem_write_enable),
49
           .mem_read_enable(mem_read_enable),
50
           .cpu_has_bus(cpu_has_bus)
      );
53
      IO io(
54
          .clk(clk),
           .reset(reset),
56
           .new_data_ready(new_io_data_ready),
57
           .io_data(io_data)
60 endmodule
```

Code Snippet 5: Top Module Verilog Code

#### 3 Evaluation and Results

#### 3.1 Testbench Module

To evaluate the implementation described in the previous section, a testbench is used to perform some LOAD, STORE, and NOP instructions on the system. This testbench is written in a way to test different scenarios. For example, scenarios when the data is ready in the DMA, but the CPU does not free the bus for a few clock cycles. Because the print statements are clear enough, and for the sake of brevity, the Verilog code of the testbench module is provided in the Appendix.

#### 3.2 Results

Figure 2 illustrates the simulation output in Modelsim. As can be seen in the figure, the I/O data is correctly written in the location 0 of memory.

```
VSIM 112> run
# <<time 10>> RESET
 <<time 20>> Instruction:
 <<time 30>> Instruction: NOP
 <<time 40>> Instruction: NOP
 <<time 50>> Instruction: NOP
                              <<time 60>> Intruction: LOAD MEM[0]
 <<time 70>> Intruction: STORE MEM[1]
 <<time 80>> Instruction: NOP
 <<time 90>> Instruction: NOP
 <<time 100>> Instruction: NOP
 <<time 110>> Instruction: NOP
 <<time 120>> Instruction: NOP
 <<time 130>> Instruction: NOP
 <<time 140>> Instruction: NOP
 <<time 150>> Instruction: NOP
 <<time 160>> Instruction: NOP
 <<time 170>> Instruction: NOP
 <<time 180>> Intruction: LOAD MEM[0]
                               <<time 190>> Intruction: STORE MEM[2]
 <<time 200>> Intruction: LOAD MEM[1]
                               <<time 210>> Intruction: LOAD MEM[2]
```

Figure 2: Simulation Output.

Figure 3 illustrates the waveform of the simulation in Modelsim. It can be seen that the system bus signals mem\_address and mem\_data are correctly managed because of the proper use of tri-state buffers in the DMA and CPU modules to perform bus arbitration.




Figure 3: Waveform of Simulation.

## **Appendix**

The Verilog code for the testbench module is provided in Code Snippet 6.

```
3 reg clk, reset;
4 reg [7:0] address;
5 reg [1:0] opcode;
6 wire [31:0] cpu_register;
8 System dut(
    .clk(clk),
9
10
    .reset(reset),
11
    .opcode(opcode),
    .input_address(address),
12
13
    .cpu_register(cpu_register)
14);
16 always #5 clk = ~clk;
17
18 initial begin
19
20 {clk, reset, address, opcode} = 0;
21 #10 reset = 1;
22 $display("<<time 10>> RESET");
24 #10 // start with NOP
25 reset = 0;
26 opcode = 2'b00;
27 $display("<<time 20>> Instruction: NOP");
^{29} #20 // LOAD CPU register with I/O data which is stored in 0x00 address
30 opcode = 2'b01;
31 address = 8'h00;
32 $display("<<time 30>> Instruction: NOP");
33 $display("<<time 40>> Instruction: NOP");
#10 $display("<<time 50>> Instruction: NOP");
37 // STORE CPU register to address 0x01
38 opcode = 2'b10;
39 address = 8'h01:
41 #10 $display("<<time 60>> Intruction: LOAD MEM[0] \t Result: cpu_register=%b", cpu_register);
42
^{43} // NOP for 10 cycles
44 opcode = 2'b00;
45
46 #10 $display("<<time 70>> Intruction: STORE MEM[1]");
48 #10 $display("<<time 80>> Instruction: NOP");
49 #10 $display("<<time 90>> Instruction: NOP");
#10 $display("<<time 100>> Instruction: NOP");
#10 $display("<<time 110>> Instruction: NOP");
#10 $display("<<time 120>> Instruction: NOP");
#10 $display("<<time 130>> Instruction: NOP");
```

```
#10 $display("<<time 140>> Instruction: NOP");
#10 $display("<<time 150>> Instruction: NOP");
#10 $display("<<time 160>> Instruction: NOP");
_{\rm 59} // LOAD CPU register with I/O data which is stored in 0x00 address
60 opcode = 2'b01;
61 address = 8'h00;
#10 $display("<<time 170>> Instruction: NOP");
// STORE CPU register to address 0x02
66 opcode = 2'b10;
67 address = 8'h02;
69 #10 $display("<<time 180>> Intruction: LOAD MEM[0] \t Result: cpu_register=%b", cpu_register);
72 // LOAD CPU register with Mem[1]
73 opcode = 2'b01;
74 address = 8'h01;
75 #10 $display("<<time 190>> Intruction: STORE MEM[2]");
78 // LOAD CPU register with Mem[2]
79 opcode = 2'b01;
80 address = 8'h02;
81 #10 $display("<<time 200>> Intruction: LOAD MEM[1] \t Result: cpu_register=%b", cpu_register);
83 #10 $display("<<time 210>> Intruction: LOAD MEM[2] \t Result: cpu_register=%b", cpu_register);
84 end
85
86 endmodule
```

Code Snippet 6: Testbench Module Verilog Code