

# Calaculator

Parsa Ghafari(401102178)

January 29, 2024

## 1 code

### 1.1 main

we define raw-first-input for our first input and second input and out for output.

Debounce process : We use debouncing for noise cancelling. we input one number for each clock cycle the input

$$rawfirstinput + 1$$

to debounce it.

Main logic: this part is doing the process. we assign specific number for each operator with case.

3'b000 : addition

3'b001 : subtraction

3'b010 : multiplication

3'b011 : fraction (it isn't in project) but it shows only integer output

if we want to create calculator without debounce we can use only the main logic at code that we write that with case and assign each number to specific operator.

### 1.2 Test bench part

my test bench code has the normal form of type that ready in verilog.

in the initial part we assign the number to input and output.

first we assign

$$rawfirstinput = 100$$

$$secondinput = 50$$

and

$$operatorinput = 3'b000 = addition$$

but we assume that we have 5 clock cycle . in result raw-first-input changes to 105.

and we have

$$rawfirstinput = 105$$

$$secondinput = 50$$

and

$$operatorinput = 3'b000 = addition$$

### 1.3 Output part

```

1 module cal_deb (
2     input wire clk,
3     input wire [19:0] raw_first_input,
4     input wire [2:0] operator_input, |
5     input wire [19:0] second_input,
6     output wire [19:0] out);
7     reg [19:0] result;
8     reg [19:0] debounced_first_input;
9     reg [3:0] debounce_counter;
10    reg debounce_done_internal;
11    // Debounce process
12    always @(posedge clk) begin
13        if (debounce_counter < 4) begin
14            debounce_counter <= debounce_counter + 1;
15            debounced_first_input <= debounced_first_input;
16            debounce_done_internal <= 0; // Reset internal signal
17        end else begin
18            debounce_counter <= 0;
19            debounced_first_input <= raw_first_input;
20            debounce_done_internal <= 1;
21        end
22    end
23    // Main logic
24    always @(posedge clk) begin
25        if (debounce_done_internal) begin
26            case (operator_input)
27                3'b000: result <= debounced_first_input + second_input; // addition
28                3'b001: result <= debounced_first_input - second_input; // subtraction
29                3'b010: result <= debounced_first_input * second_input; // multiplication
30                3'b011: if (second_input != 0) result <= debounced_first_input / second_input; // division
31                default: result <= result; // equals
32            endcase
33        end
34    end
35    assign out = result;
36 endmodule

```

Figure 1: Main part.

```

1 module cal_deb_tb;
2     reg clk;
3     reg [19:0] raw_first_input; //first input
4     reg [2:0] operator_input; // operator
5     reg [19:0] second_input; // second input
6     wire [19:0] out; // output
7
8     cal_deb uut (
9         .clk(clk),
10        .raw_first_input(raw_first_input),
11        .operator_input(operator_input),
12        .second_input(second_input),
13        .out(out)
14    );
15
16    initial begin
17        clk = 0;
18        raw_first_input = 20'd100; // assign number
19        operator_input = 3'b000; // assign number
20        second_input = 20'd50; // assign number
21
22        // Apply debounced input after a few clock cycles
23        #5 raw_first_input = 20'd105;
24
25        // Monitor output
26        $monitor(" out=%d", out);
27
28        // Wait for a few clock cycles
29        #50 $finish;
30    end
31
32    always #10 clk = ~clk;
33
34 endmodule
35

```

Figure 2: test bench.

```

This is a Full version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
out=    x
out=   155

```

Figure 3:  $105+50=155$ .

```

# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
out=    x
out=    55

```

Figure 4:  $105-50=55$ .

```

# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
out=    x
out=   5250

```

Figure 5:  $5250=105*50$ .

```

# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
out=    x
out=    2

```

Figure 6:  $2=105_{50}$ .