#### RISHIK SAHA-2022CS11932 | PARTH VERMA-2022CS11936

# COL215-SOFTWARE\_1 REPORT

# **PART-B**

## **ALGORITHM:**

The content from the given input files is extracted and stored in dictionary (for comfortable retrieval) named "data".

Basically, here we create a forward directed graph representing the circuit and use recursion to get the result. Now when we want the delay of a node say 'n':

We call a function calc\_delayB(n) which does the following:

If the node is a primary output:

we return the required output from "required\_outputs" file.

#### Else:

We access all the connected nodes to n (through the dictionary "data" in O (1)) We the find the minimum delayB among them by recursively calling calc\_delayB() for each of them. Then the corresponding gate delay is

subtracted from the minimum value obtained and the result is returned.

Finally we call the calc\_delayB() function for the input nodes and get the desired input\_delays.

## **TIME COMPLEXITY:**


The time complexity of the above algorithm will be O(v+e) where v is the no of vertices and e is the no of edges in the graph.


This is because for each node we recursively call the calc\_delayB () function and hence as a result travel all the possible paths of the graph.

#### **TESTING STRATEGY:**

#### **Test Cases:**

#### Test Case 1:






```
input_delays ×

File Edit View

N1 7.0
N2 7.0
N3 3.0
N4 1.0
N5 10.5
N7 5.0
N8 8.5
```



```
gate_delays ×

File Edit View

NAND2 3

AND2 4


NOR2 3.5


OR2 4.5


INV 2


XOR2 2.5
```


#### Test Case2:
















# Test Case \_3:














## Test Case \_4:











# Reason for choosing the above Test Cases:

The above testcases were chosen for testing the algorithm in different scenarios.

The test cases ensured that our algorithm manages sufficiently high no of nodes and complex graphs.

The nodes were given variable names (multi-character) to ensure there is no error in reading of input files.

All possible gates including (XOR2, XNOR2) were introduced in the test cases.

The test cases were designed so that a node is connected to multiple nodes (in both forward and backward directed graphs) which was essential in testing the recursive algorithm.

The output signals were taken from all the regions of the circuit (input stage, middle region, ending region) of the graph.