#### RISHIK SAHA-2022CS11932 | PARTH VERMA-2022CS11936

# COL215-SOFTWARE 2 REPORT

## **PART-A**

#### **ALGORITHM:**

The content from the given input files is extracted and stored in various maps for comfortable retrieval.

Basically, here we create a backward directed graph representing the circuit and use recursion to get the result. Now when we want the delay of a signal say 'n':

We call a function calc\_delayA(n) which does the following:

If the signal is a primary input:

we return 0. (A zero delay)

if the signal is an input from D Flip Flop

we return 0.

If not:

We retrieve the connected nodes to 'n' through map named "connections\_A" in O (1) and find the maximum delay among them through recursively calling the calc\_delayA () function for each of them. Further we

add the delay of the corresponding gate and return the sum.

Further we maintain a vector named "results" where we store the delays of all possible combinatorial paths by calling calc\_delayA () for circuit outputs (primary outputs and the signal going into a D Flip Flop)

We then extract the maximum delay and print it in "longest\_delay.txt".

#### TIME COMPLEXITY:


The time complexity of the above algorithm will be O(v+e) where v is the no of vertices and e is the no of edges in the graph.


This is because for each node we recursively call the calc\_delayA () function and hence as a result travel all the possible paths of the graph.

## **TESTING STRATEGY:**

#### **Test Cases:**

#### **Test Case 1:**





```
File Edit View

// Format:
// GATE_IMPLEMENTATION GATE_TYPE GATE_DELAY GATE_AREA
// Delays in nanoseconds
// Ignore blank lines, lines with spaces only, and lines starting with "//"

NAND2_1 NAND2_3.5 11.2

NAND2_2 NAND2 4.5 5.3

AND2_1 AND2 16.2 9.5

AND2_2 AND2 7 12

AND2_3 AND2 4 19.6

NOR2_1 NOR2 3.5 10

NOR2_2 NOR2 3 12.5

NOR2_3 NOR2 2.5 15

OR2_1 OR2 4.5 12.8

OR2_2 OR2 7.5 10.3

OR2_3 OR2 4.5 12.8

OR2_3 OR2 4.5 12.8

OR2_2 OR2 7.5 10.3

OR2_3 OR2 3.75 17

INV_1 INV 2 7.33


INV_2 INV 3 4.6

INV_3 INV 3.5 2.5


XOR2_1 XOR2 2.2 5.9


XOR2_2 XOR2 5.2 2.3

XOR2_3 XOR2 1.2 15.6
```



#### **Test Case2:**





```
File Edit View

// Format:
// GATE_IMPLEMENTATION GATE_TYPE GATE_DELAY GATE_AREA
// Delays in nanoseconds
// Ignore blank lines, lines with spaces only, and lines starting with "//"

NAND2_1 NAND2_3.5 11.2

NAND2_2 NAND2 3 13

NAND2_3 NAND2_4.5 5.3

AND2_1 AND2 16.2 9.5

AND2_1 AND2 16.2 9.5

AND2_2 AND2 7 12

AND2_3 AND2 4 19.6

NOR2_1 NOR2_3.5 10

NOR2_3 NOR2_3 12.5

NOR2_3 NOR2_3.5 10

NOR2_1 NOR2_3 NOR2_3.5 10

NOR2_1 NOR2_3 NOR2_5.5 15

OR2_1 NOR2_3 NOR2_5.5 15

OR2_1 NOR2_5.5 10.3

OR2_3 OR2_3.75 17

INV_1 INV 2 7.33


INV_2 INV 3 4.6

INV_3 INV 3.5 2.5


XOR2_1 XOR2_2.2 5.9


XOR2_2 XOR2_5.2 2.3

XOR2_3 XOR2_1.2 15.6
```



## Test Case \_3:





```
gate_delays X +

File Edit View

// Format:
// GATE_IMPLEMENTATION GATE_TYPE GATE_DELAY GATE_AREA
// Delays in nanoseconds
// Ignore blank lines, lines with spaces only, and lines starting with "//"

NAND2_1 NAND2_3.5 11.2

NAND2_2 NAND2_3 13

NAND2_3 NAND2_4.5 5.3

AND2_1 AND2 16.2 9.5

AND2_2 AND2 7 12

AND2_3 AND2_4 19.6

NOR2_3 NOR2 3.5 10

NOR2_3 NOR2 3.5 15

OR2_1 NOR2 3.5 15

OR2_1 OR2 4.5 12.8

OR2_2 OR2 7.5 10.3

OR2_3 OR2 3.75 17

INV_1 INV 2 7.33

INV_2 INV 3 4.6

INV_3 INV 3.5 2.5


XOR2_1 XOR2 2.2 5.9


XOR2_2 XOR2 5.2 2.3

XOR2_3 XOR2_1.2 15.6
```



## Test Case \_4:





```
gate_delays X +

File Edit View

// Format:
// GATE_IMPLEMENTATION GATE_TYPE GATE_DELAY GATE_AREA
// Delays in nanoseconds
// Ignore blank lines, lines with spaces only, and lines starting with "//"

NAND2_1 NAND2_3.5 11.2

NAND2_2 NAND2_3 33

NAND2_3 NAND2_4.5 5.3

AND2_1 AND2 16.2 9.5

AND2_1 AND2 16.2 9.5

AND2_3 AND2 4 19.6

NOR2_1 NOR2_3.5 10

NOR2_2 NOR2_3 12.5

NOR2_3 NOR2_3.5 10

SOR2_0 ROR_3 12.5

NOR2_3 NOR2_2.5 15

OR2_1 OR2_4.5 12.8

OR2_0 ROR_7.5 10.3

OR2_3 OR2_3.75 17

INV_1 INV_2 7.33


INV_2 INV_3 4.6

INV_3 INV_3 5.2.5

XOR2_1 XOR2_2.2.5.9

XOR2_2 XOR2_5.2 2.3

XOR2_3 XOR2_1.2 15.6
```



# Reason for choosing the above Test Cases:

The above testcases were chosen for testing the algorithm in different scenarios.

The test cases ensured that our algorithm manages sufficiently high no of nodes and complex graphs.

The signals were given variable names (multi-character) to ensure there is no error in reading of input files.

All possible gates including (XOR2, XNOR2) were introduced in the test cases.

The test cases were designed so that a node is connected to multiple nodes (in both forward and backward directed graphs) which was essential in testing the recursive algorithm.

The output signals were taken from all the regions of the circuit (input stage, middle region, ending region) of the graph.