COL216

BUILD THE PROCESSOR(4)

PROCESSOR


Department of Computer Science and Engineering

IIT Delhi


Parth Verma -2022CS11936


Umang Tripathi - 2022CS51134

Circuit Design :-




INSTRUCTION CODE






CONTROL



TESTING IMAGE


					Passed:	5 Failed: 0				
status	OP_0	CODE	Mem_write	Branch	Mem_Read	Mem_to_Reg	Reg_write	ALU_Op	ALU_Src	ex_sel
pass	011	0011	0	0	0	0	1	10	0	0
pass	000	0011	0	0	1	1	1	00	1	0
pass	010	0011	1	0	0	0	0	00	1	1
pass	110	0011	0	1	0	0	0	01	0	0
pass	001	0011	0	0	0	0	1	10	1	0

ALU CONTROL



		D.		'-:II. A	
			sed: 31 F		
stat	us A	LU_Op	FUNC7	FUNC3	ALU_Sel
pas	ss	10	0	000	0000
pas	ss	10	1	000	1100
pas	ss	10	0	001	0001
pas	ss	10	0	010	0010
pas	ss	10	0	011	0011
pas	ss	10	0	100	0100
pas	ss	10	0	101	0101
pas	ss	10	0	110	0110
pas		10	0	111	0111
pas		10	0	000	0000
pas		10	1	000	1100
pas		10	0	010	0010
pas		10	1	010	0010
pas		10	1	011	0011
pas		10	0	011	0011
pas		10	1	100	0100
pas		10	0	100	0100
pas		10	1	110	0110
pas		10	0	110	0110
pas		10	1	111	0111
pas		10	0	111	0111
pas		10	1	001	0001
pas		10	0	001	0001
pas		10	1	101	0101
pas		10	0	101	0101
pas		10	1	010	0010
pas		10	o o	010	0010
pas		00	1	010	0000
pas		00	ō	010	0000
pas		01	1	000	1100
pas		01	ō	000	1100
pus	,,	01		000	1100


ALU_OP



TESTING IMAGE

TEOTINO IMAGE												
Passed: 6 Failed: 0												
	status	R	L	S	В	I	ALU_OP					
	pass	0	0	0	0	0	00					
	pass	1	0	0	0	0	10					
	pass	0	1	0	0	0	00					
	pass	0	0	1	0	0	00					
	pass	0	0	0	1	0	01					
	pass	0	0	0	0	1	10					

CONTROL DECODE



TESTING IMAGE

Passed: 5 Failed: 0													
status	R	L	S	В	I	Mem_write	Branch	Mem_Read	Mem_to_Reg	Reg_write	ALU_Op	ALU_Src	ex_sel
pass	1	0	0	0	0	0	0	0	0	1	10	0	0
pass	0	1	0	0	0	0	0	1	1	1	00	1	0
pass	0	0	1	0	0	1	0	0	0	0	00	1	1
pass		0	0	1	0	0	1	0	0	0	01	0	0
pass	0	0	0	0	1	0	0	0	0	1	10	1	0