

COL216

BUILD THE PROCESSOR(4)

**PROCESSOR**


Department of Computer Science and Engineering

IIT Delhi

Parth Verma -2022CS11936

Umang Tripathi – 2022CS51134

# PROCESSOR




## INSTRUCTION CODE

[illegible]




## CONTROL



## TESTING IMAGE

Passed: 5 Failed: 0										
status	OP_CODE	Mem_write	Branch	Mem_Read	Mem_to_Reg	Reg_write	ALU_Op	ALU_Src	ex_sel	
pass	011 0011	0	0	0	0	1	10	0	0	
pass	000 0011	0	0	1	1	1	00	1	0	
pass	010 0011	1	0	0	0	0	00	1	1	
pass	110 0011	0	1	0	0	0	01	0	0	
pass	001 0011	0	0	0	0	1	10	1	0	


## ALU CONTROL



Passed: 31 Failed: 0

status	ALU_Op	FUNC7	FUNC3	ALU_Sel
pass	10	0	000	0000
pass	10	1	000	1100
pass	10	0	001	0001
pass	10	0	010	0010
pass	10	0	011	0011
pass	10	0	100	0100
pass	10	0	101	0101
pass	10	0	110	0110
pass	10	0	111	0111
pass	10	0	000	0000
pass	10	1	000	1100
pass	10	0	010	0010
pass	10	1	010	0010
pass	10	1	011	0011
pass	10	0	011	0011
pass	10	1	100	0100
pass	10	0	100	0100
pass	10	1	110	0110
pass	10	0	110	0110
pass	10	1	111	0111
pass	10	0	111	0111
pass	10	1	001	0001
pass	10	0	001	0001
pass	10	1	101	0101
pass	10	0	101	0101
pass	10	1	010	0010
pass	10	0	010	0010
pass	00	1	010	0000
pass	00	0	010	0000
pass	01	1	000	1100
pass	01	0	000	1100

## ALU\_OP




## TESTING IMAGE

Passed: 6 Failed: 0

status	R	L	S	B	I	ALU_OP
pass	0	0	0	0	0	00
pass	1	0	0	0	0	10
pass	0	1	0	0	0	00
pass	0	0	1	0	0	00
pass	0	0	0	1	0	01
pass	0	0	0	0	1	10

## CONTROL DECODE



## TESTING IMAGE

Passed: 5 Failed: 0													
status	R	L	S	B	I	Mem_write	Branch	Mem_Read	Mem_to_Reg	Reg_write	ALU_Op	ALU_Src	ex_sel
pass	1	0	0	0	0	0	0	0	0	1	10	0	0
pass	0	1	0	0	0	0	0	1	1	1	00	1	0
pass	0	0	1	0	0	1	0	0	0	0	00	1	1
pass	0	0	0	1	0	0	1	0	0	0	01	0	0
pass	0	0	0	0	1	0	0	0	0	1	10	1	0