

**CS221: Digital Design**

**<http://jatinga.iitg.ernet.in/~asahu/cs221>**

# **Finite State Machine & CTR**

A. Sahu

Dept of Comp. Sc. & Engg.


Indian Institute of Technology Guwahati

# Outline

- FSM Examples
- FSM of Register and Counter
- Design of Counters using FSM and other FFs

# FSM Example 5 : Code Detector


- Unlock door ( $u=1$ ) only when buttons pressed in sequence:
  - **start, then red, blue, green, red**
- Input from each button:  $s, r, g, b$ 
  - Also, output  $a$  indicates that some colored button pressed



# FSM Example 5: Code Detector

- Wait for start ( $s=1$ ) in “Wait”,
- **Once started (“Start”)**
  - If see red, go to “Red1”
  - Then, if see blue, go to “Blue”, Then, if see green, go to “Green”, Then, if see red, go to “Red2”
  - In that state, open the door ( $u=1$ )
  - Wrong button at any step, return to “Wait”


# FSM Example 5 : Code Detector



Q: Can you trick this FSM to open the door, without knowing the code?

A: Yes, hold all buttons simultaneously



# Improve FSM for Code Detector



- New transition conditions detect if wrong button pressed, returns to “Wait”
- FSM provides formal, concrete means to accurately define desired behavior


# Can any sequential system be represented with a state diagram?

- Shift register
  - input value shown on transition arcs
  - output values shown within state node



# FSM for a Counter

- Tabular form of state diagram
- Like truth-table (specify O/P for all input combinations)
- Encoding of states: easy for counters – just use value




PS	NS
000	001
001	010
010	011
011	100
100	101
101	110
110	111
111	000

# Example: 5-state counter

- Counter repeats 5 states in sequence
  - Sequence is 000, 010, 011, 101, 110, 000

Step 1: State diagram




Step 2: State transition table

Assume D flip-flops

Present State			Next State		
C	B	A	C+	B+	A+
0	0	0	0	1	0
0	0	1	X	X	X
0	1	0	0	1	1
0	1	1	1	0	1
1	0	0	X	X	X
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	X	X	X

# Is our design robust?


- What if the counter starts in a 111 state?



Does our counter get stuck in invalid states???

# 5-state counter

Draw state diagram



The proper methodology is to ***design*** your counter to be self-starting



# Self-starting counters

- Invalid states should **always** transition to valid states
  - Assures startup
  - Assures bit-error tolerance
- Design your counters to be self-starting
  - Draw **all** states in the state diagram
  - Fill in the **entire** state-transition table
  - May limit your ability to exploit don't cares
    - Choose startup transitions that minimize the logic

# **FSM based Counter using D, T, JK FFs**


# FSM of Counter : 2 bit

**State bits = Output bits**




	I/P	O/P		
	s1	s0	n0	n1
A	0	0	0	1
B	0	1	1	0
C	1	0	1	1
D	1	1	0	0

# FSM Controller: Binary Counter



	I/P		O/P	
	s1	s0	n0	n1
A	0	0	0	1
B	0	1	1	0
C	1	0	1	1
D	1	1	0	0




# Synchronous Counter : Design

- Together: Create FSM, Encode Bit
- State Table
- Design Combination Circuit

# Mod 10 Counter: BCD Counter

- Count from 0000 to 1001 (0-9 the Reset)
- FSM with Encoding done



# State Table Creation

Present State				Next State			
S3	S2	S1	S0	N3	N2	N1	N0
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0

$$N0 = S0'$$

$$N1 =$$

$$N3 =$$


$$N4 =$$

# Using other FF in Counter


- Takes benefit of dual inputs to FF
- Counter can be implemented using Small Combinational Circuit
- More Inputs from Combinational Circuit
- **Use of Excitation Table**
  - How FF out changes from one to others
  - Required FF inputs to change FF output
  - 0 to 0, 0 to 1, 1 to 0 and 1 to 1

# Design of Counter: With FFs

0,2,3,4,5,1,0...



# Counter design using JK FF



# Excitation Table for T Flip Flop

- It is different than Characteristic Equation
- Tabling requires **Input** to change from **Q** to **Q<sup>+</sup>**

T	Q <sup>+</sup>
0	Qt
1	Qt'



Q	Q <sup>+</sup>	T
0	0	0
0	1	1
1	0	1
1	1	0

Characteristic Table

Excitation Table

# Excitation Table for D Flip Flop

- It is different than Characteristic Equation
- Tabling requires **Input** to change from **Q** to **Q<sup>+</sup>**

D	Q <sup>+</sup>
0	0
1	1



Q	Q <sup>+</sup>	D
0	0	0
0	1	1
1	0	0
1	1	1

Characteristic Table

Excitation Table

# Excitation Table for JK Flip Flop

- It is different than Characteristic Equation
- Tabling requires **Input** to change from **Q** to **Q<sup>+</sup>**

J	K	Q <sup>+</sup>
0	0	Qt
0	1	0
1	0	1
1	1	Qt'



Q	Q <sup>+</sup>	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Characteristic Table

Excitation Table

# Excitation Table for SR Flip Flop

- It is different than Characteristic Equation
- Tabling requires **Input** to change from **Q** to **Q<sup>+</sup>**

S	R	Q <sup>+</sup>
0	0	Qt
0	1	0
1	0	1
1	1	U




Q	Q <sup>+</sup>	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Characteristic Table

Excitation Table


# Excitation Table: Sync Counter Using D FF



Q	$Q^+$	D
0	0	0
0	1	1
1	0	0
1	1	1

Present State			Next State			Flip Flop Inputs		
Q1	Q2	Q3	$Q1^+$	$Q2^+$	$Q3^+$	D1	D2	D3
0	0	0	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	1	0	1	1	0
1	1	0	1	0	1	1	0	1
1	0	1	0	0	1	0	0	1
0	0	1	0	0	0	0	0	0

# Excitation Table: Sync Counter Using D FF



Q	$Q^+$	D
0	0	0
0	1	1
1	0	0
1	1	1


Present State			Flip Flop Inputs		
Q1	Q2	Q3	D1	D2	D3
0	0	0	0	1	0
0	1	0	0	1	1
0	1	1	1	1	0
1	1	0	1	0	1
1	0	1	0	0	1
0	0	1	0	0	0

$$D_1 = Q_1 Q_2 + Q_2 Q_3$$


$$D_2 = Q_1' Q_2 + Q_2' Q_3'$$

$$D_3 = Q_1 + Q_2 Q_3$$

# Counter Implementation using D FF




# Excitation Table: Sync Counter Using T FF



Q	$Q^+$	T
0	0	0
0	1	1
1	0	1
1	1	0

Present State			Next State			Flip Flop Inputs		
Q1	Q2	Q3	$Q1^+$	$Q2^+$	$Q3^+$	T1	T2	T3
0	0	0	0	1	0	0	1	0
0	1	0	0	1	1	0	0	1
0	1	1	1	1	0	1	0	1
1	1	0	1	0	1	0	1	1
1	0	1	0	0	1	1	0	0
0	0	1	0	0	0	0	0	1

# Excitation Table: Sync Counter Using D FF



Q	$Q^+$	T
0	0	0
0	1	1
1	0	0
1	1	1


Present State			Flip Flop Inputs		
Q1	Q2	Q3	T1	T2	T3
0	0	0	0	1	0
0	1	0	0	0	1
0	1	1	1	0	1
1	1	0	0	1	1
1	0	1	1	0	0
0	0	1	0	0	1

$$T_1 = Q_1 Q'_2 + Q_2 Q_3$$


$$T_2 = Q_1 Q_2 + Q'_2 Q'_3$$

$$T_3 = Q_1 + Q'_1 Q_3$$

# Counter Implementation using T FF



# Excitation Table: Sync Counter Using RS FF



Q	$Q^+$	s	r
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

Present State			Next State			Flip Flop Inputs					
Q1	Q2	Q3	$Q1^+$	$Q2^+$	$Q3^+$	S1	R1	S2	R2	S3	R3
0	0	0	0	1	0	0	x	1	0	0	x
0	1	0	0	1	1	0	x	x	0	1	0
0	1	1	1	1	0	1	0	x	0	0	1
1	1	0	1	0	1	x	0	0	1	1	0
1	0	1	0	0	1	0	1	0	x	x	0
0	0	1	0	0	0	0	x	0	x	0	1

# FF Input Functions

Present State			Flip Flop Inputs					
Q1	Q2	Q3	S1	R1	S2	R2	S3	R3
0	0	0	0	X	1	0	0	X
0	1	0	0	X	X	0	1	0
0	1	1	1	0	X	0	0	1
1	1	0	X	0	0	1	1	0
1	0	1	0	1	0	X	X	0
0	0	1	0	X	0	X	0	1

$S1 = F(Q1, Q2, Q3)$

$S2 = F(Q1, Q2, Q3)$

$S3 = F(Q1, Q2, Q3)$

$R1 = F(Q1, Q2, Q3)$

$R2 = F(Q1, Q2, Q3)$

$R3 = F(Q1, Q2, Q3)$

# Solve Each Function Using KMAP

Present State			Flip Flop Inputs					
$Q_1$	$Q_2$	$Q_3$	$R_1$	$S_1$	$S_2$	$R_2$	$S_3$	$R_3$
0	0	0	0	X	1	X	0	X
0	1	0	0	X	X	0	1	X
0	1	1	1	X	X	0	X	1
1	1	0	X	0	X	1	1	X
1	0	1	X	1	0	X	X	0
0	0	1	0	X	0	X	X	1

$\xrightarrow{Q_2'Q_3'}$

$\downarrow Q1'$

0	0	1	0
X	X	X	X

$\downarrow Q1$

$S_1 = Q_2 Q_3$

$S_2 = Q_1' Q_3'$


$S_3 = Q_2 Q_3'$

$R_1 = Q_2'$

$R_2 = Q_1$

$R_3 = Q_1' Q_3$

# Counter Implementation using SR FF



$$S_1 = Q_2 Q_3$$

$$R_1 = Q_2'$$


$$S_2 = Q_1' Q_3'$$

$$R_2 = Q_1$$

$$S_3 = Q_2 Q_3'$$

$$R_3 = Q_1' Q_3$$

# Excitation Table: Sync Counter Using JK FF



Q	$Q^+$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Present State			Next State			Flip Flop Inputs					
Q1	Q2	Q3	$Q1^+$	$Q2^+$	$Q3^+$	J1	K1	J2	K2	J3	K3
0	0	0	0	1	0	0	x	1	x	0	x
0	1	0	0	1	1	0	x	x	0	1	x
0	1	1	1	1	0	1	x	x	0	x	1
1	1	0	1	0	1	x	0	x	1	1	x
1	0	1	0	0	1	x	1	0	x	x	0
0	0	1	0	0	0	0	x	0	x	x	1

# FF Input Functions

Present State			Flip Flop Inputs					
Q1	Q2	Q3	J1	K1	J2	K2	J3	K3
0	0	0	0	X	1	X	0	X
0	1	0	0	X	X	0	1	X
0	1	1	1	X	X	0	X	1
1	1	0	X	0	X	1	1	X
1	0	1	X	1	0	X	X	0
0	0	1	0	X	0	X	X	1

$J1 = F(Q1, Q2, Q3)$

$J2 = F(Q1, Q2, Q3)$

$J3 = F(Q1, Q2, Q3)$

$K1 = F(Q1, Q2, Q3)$

$K2 = F(Q1, Q2, Q3)$

$K3 = F(Q1, Q2, Q3)$

# Solve Each Function Using KMAP

Present State			Flip Flop Inputs					
Q1	Q2	Q3	J1	K1	J2	K2	J3	K3
0	0	0	0	X	1	X	0	X
0	1	0	0	X	X	0	1	X
0	1	1	1	X	X	0	X	1
1	1	0	X	0	X	1	1	X
1	0	1	X	1	0	X	X	0
0	0	1	0	X	0	X	X	1

Q2'Q3'

Q1'	0	0	1	0
Q1	X	X	X	X

$$J1 = Q2Q3$$

$$J2 = Q3'$$



$$J3 = Q2$$

$$K1 = Q2'$$


$$K2 = Q1$$

$$K3 = Q1'$$

# Counter Logic Diagram



# Counter Implementation using D FF



$$D_1 = Q_1 Q_2 + Q_2 Q_3$$

$$D_2 = Q_1' Q_2 + Q_2' Q_3'$$


$$D_3 = Q_1 + Q_2 Q_3$$

Same as  
FSM  
Controller

CLK


Require more  
Logic as  
compared to  
JK FF Based

# Counter Implementation using T FF



Still Require  
more Logic as  
compared to  
JK FF Based

# Counter Implementation using RS FF



$$\begin{aligned}S_1 &= Q_2 Q_3 \\R_1 &= Q_2' \\S_2 &= Q_1' Q_3' \\R_2 &= Q_1 \\S_3 &= Q_2 Q_3' \\R_3 &= Q_1' Q_3\end{aligned}$$

CLK

Require  
more Logic  
as JK FF  
Based

# JK based CCC <= D CCC : Why this happening ?

- JK FF based Combinational Circuit Complexity (CCC) <= D FF Based CCC

Q	Q <sub>+</sub>	D	Q	Q <sub>+</sub>	T	Q	Q <sub>+</sub>	S	R	Q	Q <sub>+</sub>	J	K
0	0	0	0	0	0	0	0	0	X	0	0	0	X
0	1	1	0	1	1	0	1	1	0	0	1	1	X
1	0	0	1	0	1	1	0	0	1	1	0	X	1
1	1	1	1	1	0	1	1	X	0	1	1	X	0

Possibly: Many Don't case get combined very nicely to get optimized circuit