
程式碼:

```
library ieee;
 2
     use ieee.std logic 1164.all;
 3
 4 ⊟entity mux is
 5
    port(
            s: in std_logic vector(3 downto 0);
 6
            Din: in std logic;
 7
            F: out std logic vector(15 downto 0)
 8
 9
         );
10
     end mux;
11
    ⊟architecture mux of mux is
12
         signal D: std logic vector(3 downto 0);
13
14
         signal mux1, mux2, mux3, mux4: std logic vector(3 downto 0);
15
16
   ⊟begin
         D(0) \le Din \text{ when } s(3) = 0' \text{ and } s(2) = 0' \text{ else } 0';
17
         D(1) \le Din \text{ when } s(3) = '0' \text{ and } s(2) = '1' \text{ else '0'};
18
19
         D(2) \le Din \text{ when } s(3) = '1' \text{ and } s(2) = '0' \text{ else '0'};
20
         D(3) \le Din \text{ when } s(3) = '1' \text{ and } s(2) = '1' \text{ else '0'};
21
22
         mux1 \le "0000" when D(0) = '0' else
23
                  "0001" when s(1) = '0' and s(0) = '0' else
                  "0010" when s(1) = '0' and s(0) = '1' else
24
                  "0100" when s(1) = '1' and s(0) = '0' else
25
                  "1000" when s(1) = '1' and s(0) = '1';
26
27
         mux2 \le "0000" when D(1) = '0' else
28
29
                  "0001" when s(1) = '0' and s(0) = '0' else
30
                  "0010" when s(1) = '0' and s(0) = '1' else
                  "0100" when s(1) = '1' and s(0) = '0' else
31
32
                  "1000" when s(1) = '1' and s(0) = '1';
33
34
         mux3 \le "0000" when D(2) = '0' else
                  "0001" when s(1) = '0' and s(0) = '0' else
35
                  "0010" when s(1) = '0' and s(0) = '1' else
36
37
                  "0100" when s(1) = '1' and s(0) = '0' else
38
                  "1000" when s(1) = '1' and s(0) = '1';
39
40
         mux4 \le "0000" when D(3) = '0' else
                  "0001" when s(1) = '0' and s(0) = '0' else "0010" when s(1) = '0' and s(0) = '1' else
41
42
                  "0100" when s(1) = '1' and s(0) = '0' else
43
                  "1000" when s(1) = '1' and s(0) = '1';
44
45
         F <= mux4 & mux3 & mux2 & mux1;
46
47
     end mux;
```


模擬結果:



程式碼:

```
library ieee;
     use ieee.std_logic_1164.all;
 4
    Eentity decoder2to4 en is
 5
       port(
 6
           A, B: in std logic;
 7
            en: in std logic;
           C, D: in std_logic;
8
           F: out std_logic_vector(15 downto 0)
9
10
        );
11
     end decoder2to4_en;
12
13
    □architecture decoder2to4_en of decoder2to4_en is
14
         signal AB: std_logic_vector(1 downto 0);
15
         signal DD: std logic vector(3 downto 0);
16
         signal tmp1, tmp2, tmp3, tmp4: std logic vector(3 downto 0);
17
         signal CD: std logic vector(1 downto 0);
18
19
   ⊟begin
20
        AB <= A & B;
21
        CD <= C & D;
22
        DD <= "1111" when en = '1' else
23
24
              "1110" when AB = "00" else
25
              "1101" when AB = "01" else
              "1011" when AB = "10" else
26
              "0111";
27
28
29
         tmp1 \le "1111" when DD(3) = '1' else
30
                 "1110" when CD = "00" else
                 "1101" when CD = "01" else
31
                 "1011" when CD = "10" else
32
33
                 "0111";
34
35
         tmp2 \le "1111" when DD(2) = '1' else
                 "1110" when CD = "00" else
36
37
                 "1101" when CD = "01" else
                 "1011" when CD = "10" else
38
                 "0111";
39
40
         tmp3 <= "1111" when DD(1) = '1' else
41
42
                 "1110" when CD = "00" else
43
                 "1101" when CD = "01" else
                 "1011" when CD = "10" else
44
                 "0111";
45
46
         tmp4 \le "1111" when DD(0) = '1' else
47
                 "1110" when CD = "00" else
48
49
                 "1101" when CD = "01" else
50
                 "1011" when CD = "10" else
51
                 "0111";
52
53
         F <= tmp1 & tmp2 & tmp3 & tmp4;
54
55
      end decoder2to4 en;
```

模擬結果:



程式碼:

```
library ieee;
   use ieee.std logic 1164.all;
 4 mentity FA_4bit is
 5 ⊟ port (
         A, B: in std logic vector(3 downto 0);
 7
         M : in std logic;
         S : out std logic vector(3 downto 0);
 9
         Cout : out std logic
10
       );
11
   end entity;
12
15
       signal tB: std logic vector(3 downto 0);
16 ⊟begin
17
       tB(0) \ll B(0) \times M;
18
       tB(1) \le B(1) \times M;
19
       tB(2) \le B(2) \times M;
20
       tB(3) \le B(3) \times M;
21
22
       S(0) \leftarrow A(0) \times B(0) \times M;
23
       S(1) \le A(1)   xor   tB(1)   xor   C1;
       S(2) \le A(2) \times C2;
24
25
       S(3) \le A(3) \times C3;
26
       C1 \le ((A(0) \text{ xor } tB(0)) \text{ and } M) \text{ or } (A(0) \text{ and } tB(0));
27
28
       C2 \le ((A(1) \text{ xor } tB(1)) \text{ and } C1) \text{ or } (A(1) \text{ and } tB(1));
       C3 \le ((A(2) \times C3 + B(2))) and C2) or (A(2) \times C3 + B(2));
29
30
       Cout \leftarrow ((A(3) xor tB(3)) and C3) or (A(3) and tB(3));
31
     end architecture;
```

模擬結果:

