
1.

## Code:

```
1
       library ieee;
 2
       use ieee.std logic 1164.all;
 3
 4
     entity FA 8bits is
 5
     port (
 6
            A, B : in std logic vector(7 downto 0);
7
           M : in std logic;
8
            S : out std_logic_vector(7 downto 0);
9
            Cout : out std logic
10
         );
11
       end FA 8bits;
12
13
     ☐architecture FA 8bits of FA 8bits is
         signal C1, C2, C3, C4, C5, C6, C7: std logic;
14
         signal tB : std logic vector(7 downto 0);
15
16
     begin
         tB(0) \le B(0) xor M;
17
18
         tB(1) \ll B(1) \times M;
19
         tB(2) <= B(2) xor M;
20
         tB(3) \le B(3) \times M;
21
         tB(4) \ll B(4) \times M;
22
         tB(5) \le B(5) \times M;
23
         tB(6) <= B(6) \text{ xor M};
24
         tB(7) <= B(7) xor M;
25
26
         S(0) \ll A(0) xor tB(0) xor M;
27
         S(1) \leftarrow A(1) \times S(1) \times S(1) \times S(1)
         S(2) \leftarrow A(2) \times C2;
28
29
         S(3) \le A(3)   xor   tB(3)   xor   C3;
30
         S(4) \leftarrow A(4) \times C4;
         S(5) \leftarrow A(5) \times C5;
31
32
         S(6) \leftarrow A(6) \times C6;
33
         S(7) \le A(7)   xor   tB(7)  xor  C7;
34
         C1 \leftarrow ((A(0) \times C1 + B(0)) \text{ and } M) \text{ or } (A(0) \text{ and } tB(0));
35
36
         C2 \leftarrow ((A(1) \times C1)) and C1) or (A(1) \times C1);
37
         C3 \le ((A(2) \times C3 + B(2)) \text{ and } C2) \text{ or } (A(2) \text{ and } tB(2));
38
         C4 \le ((A(3) \text{ xor } tB(3)) \text{ and } C3) \text{ or } (A(3) \text{ and } tB(3));
         C5 \le ((A(4) xor tB(4)) and C4) or (A(4) and tB(4));
39
40
         C6 \le ((A(5) \times CB(5))) and C5) or (A(5) \times CB(5));
41
         C7 \ll ((A(6) \text{ xor } tB(6)) \text{ and } C6) \text{ or } (A(6) \text{ and } tB(6));
42
         Cout \leftarrow ((A(3) xor tB(3)) and C3) or (A(3) and tB(3));
43
       end FA 8bits;
```

## 模擬圖:



2.

Code:

```
1
     library ieee;
 2
     use ieee.std_logic_l164.all;
     use ieee.std logic unsigned.all;
 5
    entity mul is
 6
       port (
    7
            A, B, C: in std logic vector(3 downto 0);
 8
            D: out std logic vector(11 downto 0)
9
         );
     end mul;
10
11
12
    architecture mul of mul is
13
        signal t1, t2, t3, t4, D1: std logic vector(7 downto 0);
         signal ttl, tt2, tt3, tt4: std logic vector(11 downto 0);
14
15
    □begin
16
         t1 <= "0000" & A when B(0) = '1' else "000000000";
17
         t2 <= "000" & A & '0' when B(1) = '1' else "000000000";
18
19
         t3 <= "00" & A & "00" when B(2) = '1' else "000000000";
20
         t4 \le "0" \& A \& "000" \text{ when } B(3) = '1' \text{ else } "00000000";
         D1 \le (t1 + t2 + t3 + t4);
21
22
         tt1 <= "0000" & D1 when C(0) = '1' else "000000000000";
23
24
         tt2 <= "000" & D1 & '0' when C(1) = '1' else "000000000000";
         tt3 <= "00" & D1 & "00" when C(2) = '1' else "000000000000;
25
         tt4 <= "0" & D1 & "000" when d(3) = '1' else "000000000000;
26
         D \le (tt1 + tt2 + tt3 + tt4);
27
28
29
      end mul;
```

## 模擬圖:

	Name	Value at 0 ps	0 ps	40.0 ns	80.0 ns
≽	~ A	U 8	8	12	15 1
<u></u>	A[3]	U 1			
<u>-</u>	A[2]	U O			
<u>-</u>	A[1]	U O			
<u>n</u>	A[0]	U O			
<u></u>	∨ B	U 4	4	3	X 15 X 2
<u>_</u>	B[3]	U 0			
<u>_</u>	B[2]	U 1			
₽-	B[1]	U 0			
<u>n</u>	B[0]	U 0			
<u></u>	∨ c	U 2	2	0 \ 1	15 3
<u></u>	C[3]	U 0			
3-	C[2]	U O			
<u>_</u>	C[1]	U 1			
<u>_</u>	C[0]	U O			
<b>**</b>	∨ D	U 64	64 X	0 X 36	3375 6
out	D[11]	U O			
out	D[10]	U O			
out	D[9]	U 0			
out	D[8]	U 0			
out	D[7]	U 0			
out	D[6]	U 1			
out	D[5]	U 0			
out	D[4]	U 0			
out	D[3]	U O			
out	D[2]	U O			
out	D[1]	U O			
out	D[0]	U O			

3. Code:

```
library ieee;
2
     use ieee.std logic 1164.all;
     use ieee.std logic unsigned.all;
 3
   entity FA 8bit process is
6 port(
7
           reset, clk: in std logic;
8
           res: out std_logic_vector(7 downto 0)
9
        );
10
     end FA_8bit_process;
11
12
    -architecture FA 8bit process of FA 8bit process is
13
        signal n, tmp: std logic vector(7 downto 0);
14
    ■begin
15
   process(reset, clk)
16
       begin
17
    if reset = 'l' then
              tmp <= "000000000";
18
              n <= "00000000";
19
20
          elsif rising edge(clk) then
    21
              res <= tmp;
22
              tmp \ll tmp + n;
              n <= n + "00000001";
23
24
           end if:
25
       end process;
26
      end FA 8bit process;
```

## 模擬圖:

