


1.

Code:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity NM_FA is
6  generic(
7      N: integer range 1 to 32 := 8;
8      M: integer range 1 to 32 := 8
9  );
10 port(
11     A: in std_logic_vector(N - 1 downto 0);
12     B: in std_logic_vector(M - 1 downto 0);
13     C: in std_logic;
14     S: out std_logic_vector(M - 1 downto 0);
15     Co: out std_logic
16 );
17 end NM_FA;
18
19 architecture NM_FA of NM_FA is
20     signal tp: std_logic_vector(M downto 0);
21 begin
22     tp <= ('0' & A) + B + C;
23     S <= tp(M - 1 downto 0);
24     Co <= tp(M);
25 end NM_FA;
```

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity NM_FA_Gen is
6  port(
7      A: in std_logic_vector(7 downto 0);
8      B: in std_logic_vector(7 downto 0);
9      C: in std_logic;
10     S: out std_logic_vector(7 downto 0);
11     Co: out std_logic
12 );
13 end NM_FA_Gen;
14
15 architecture NM_FA_Gen of NM_FA_Gen is
16     component NM_FA is
17     generic(
18         N: integer range 1 to 32;
19         M: integer range 1 to 32
20     );
21     port(
22         A: in std_logic_vector(N - 1 downto 0);
23         B: in std_logic_vector(M - 1 downto 0);
24         C: in std_logic;
25         S: out std_logic_vector(M - 1 downto 0);
26         Co: out std_logic
27     );
28     end component;
29 begin
30     U1: NM_FA generic map(8, 8) port map(A, B, C, S, Co);
31 end NM_FA_Gen;
```

模擬:



2.

Code:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity FA_N is
6  generic(
7      N: integer range 1 to 32 := 3
8  );
9  port(
10     A: in std_logic_vector(N - 1 downto 0);
11     B: in std_logic_vector(N - 1 downto 0);
12     C: in std_logic;
13     S: out std_logic_vector(N - 1 downto 0);
14     Co: out std_logic
15 );
16 end FA_N;
17
18 architecture FA_N of FA_N is
19     signal tp: std_logic_vector(N downto 0);
20 begin
21     tp <= ('0' & A) + B + C;
22     S <= tp(N - 1 downto 0);
23     Co <= tp(N);
24 end FA_N;
```

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity MUL_NM is
6  generic(
7      N: integer range 1 to 32 := 8;
8      M: integer range 1 to 32 := 8
9  );
10 port(
11     X: in std_logic_vector(N - 1 downto 0);
12     Y: in std_logic_vector(M - 1 downto 0);
13     P: out std_logic_vector(N + M - 1 downto 0)
14 );
15 end MUL_NM;
16
17 architecture MUL_NM of MUL_NM is
18     type CC is array (0 to M - 1) of std_logic_vector(n - 1 downto 0);
19     type TT is array (0 to M - 3) of std_logic_vector(N downto 0);
20     signal C: CC;
21     signal T: TT;
22
23     component FA_N is
24         generic(N: integer range 1 to 32);
25         port(
26             A: in std_logic_vector(N - 1 downto 0);
27             B: in std_logic_vector(N - 1 downto 0);
28             C: in std_logic;
29             S: out std_logic_vector(N - 1 downto 0);
30             Co: out std_logic
31         );
32     end component;
33 begin
34     process(X, Y)
35     begin
36         for i in 0 to M - 1 loop
37             for j in 0 to N - 1 loop
38                 C(i)(j) <= X(j) and Y(i);
39             end loop;
40         end loop;
41     end process;
42
43     LP: for i in 0 to M - 2 generate
44     FI: if i = 0 generate
45         FA: FA_N generic map(N) port map('0' & C(i)(N - 1 downto 1),
46             C(i + 1), '0', T(i)(N - 1 downto 0), T(i)(N));
47     end generate;
48     MID: if i > 0 and i < M - 2 generate
49         FA: FA_N generic map(N) port map(T(i - 1)(N downto 1), C(i + 1), '0',
50             T(i)(N - 1 downto 0), T(i)(N));
51     end generate;
52     FN: if i = M - 2 generate
53         FA: FA_N generic map(N) port map(T(i - 1)(N downto 1), C(i + 1), '0',
54             P(N + M - 2 downto M - 1), P(N + M - 1));
55     end generate;
56 end generate LP;
57
58     P(0) <= C(0)(0);
59     process(T)
60     begin
61         for i in 1 to M - 2 loop
62             P(i) <= T(i - 1)(0);
63         end loop;
64     end process;
65 end MUL_NM;
66


```

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity N3 is
6  port(
7      X: in std_logic_vector(3 downto 0);
8      P: out std_logic_vector(11 downto 0)
9  );
10 end N3;
11
12 architecture N3 of N3 is
13     signal tp: std_logic_vector(7 downto 0);
14     component MUL_NM is
15     generic(
16         N: integer range 1 to 32;
17         M: integer range 1 to 32
18     );
19     port(
20         X: in std_logic_vector(N - 1 downto 0);
21         Y: in std_logic_vector(M - 1 downto 0);
22         P: out std_logic_vector(N + M - 1 downto 0)
23     );
24
25     end component;
26 begin
27     U1: MUL_NM generic map(4, 4) port map(X, X, tp);
28     U2: MUL_NM generic map(4, 8) port map(X, tp, P);
29 end N3;

```

模擬:



3.

只有 top_level 和第二題不同，其他皆相同

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity N3 is
6  port(
7      X: in std_logic_vector(2 downto 0);
8      Y: in std_logic_vector(3 downto 0);
9      Z: in std_logic_vector(4 downto 0);
10     P: out std_logic_vector(11 downto 0)
11 );
12 end N3;
13
14 architecture N3 of N3 is
15     signal tp: std_logic_vector(6 downto 0);
16     component MUL_NM is
17     generic(
18         N: integer range 1 to 32;
19         M: integer range 1 to 32
20     );
21     port(
22         X: in std_logic_vector(N - 1 downto 0);
23         Y: in std_logic_vector(M - 1 downto 0);
24         P: out std_logic_vector(N + M - 1 downto 0)
25     );
26
27     end component;
28 begin
29     U1: MUL_NM generic map(3, 4) port map(X, Y, tp);
30     U2: MUL_NM generic map(5, 7) port map(Z, tp, P);
31 end N3;
```

