Code:

```
library ieee;
1
2
3
     use ieee.std logic 1164.all;
4
     use ieee.std logic signed.all;
5
6
   Hentity counter up is
7
   port(
8
           reset, clk: in std logic;
9
           Q: out std logic vector (3 downto 0)
10
        );
11
    end counter up;
12
13
    14
       signal da, db, dc, dd, r2: std logic;
15
   ⊟begin
16
   process(clk, reset, r2)
17
       begin
          if reset = '1' then da <= '0';
   18
          elsif r2 = '1' then da <= '0';
19
   elsif clk'event and clk = '0' then da <= not da;
20
   21
          end if;
22
       end process;
23
24
   process(da, reset, r2)
25
   begin
          if reset = '1' then db <= '0';
26
   elsif r2 = '1' then db <= '0';
   27
          elsif da'event and da = '0' then db <= not db;
28
   end if;
29
30
        end process;
31
32
   process(db, reset, r2)
33
        begin
   if reset = '1' or r2 = '1' then dc <= '0';
34
           elsif db'event and db = '0' then dc <= not dc;
35
    36
           end if;
37
        end process;
38
39
    process(dc, reset, r2)
40
        begin
          if reset = '1' or r2 = '1' then dd <= '0';
41
    elsif dc'event and dc = '0' then dd <= not dd;
42
    43
          end if;
        end process;
44
45
        Q <= dd & dc & db & da;
46
47
        r2 <= '1' when dd = '1' and dc = '1' and da = '1' else '0';
48
49
     end counter up;
```

## 模擬圖:



