





1.

Code:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity frequencyDivider is
6  port(
7      clk: in std_logic;
8      res: in std_logic;
9      m: in std_logic_vector(1 downto 0);
10     Oout: out std_logic
11 );
12 end frequencyDivider;
13
14 architecture frequencyDivider of frequencyDivider is
15     signal T: std_logic_vector(2 downto 0);
16 begin
17     process(clk, res, m)
18     begin
19         if res = '0' then T <= "000";
20         elsif clk'event and clk = '1' then
21             if m = "00" and T = "100" then T <= "000";
22             elsif m = "01" and T = "101" then T <= "000";
23             elsif m = "10" and T = "110" then T <= "000";
24             else T <= T + "001";
25             end if;
26         end if;
27     end process;
28
29     Oout <= '0' when T < 2 and m = "00" else
30         '1' when T > 2 and m = "00" else
31         '0' when T <= 2 and m = "01" else
32         '1' when T > 2 and m = "01" else
33         '0' when T < 3 and m = "10" else
34         '1' when T > 3 and m = "10" else
35         '0' when T <= 3 and m = "11" else
36         '1' when T > 3 and m = "11" else
37         not clk when m = "00" or m = "10";
38
39 end frequencyDivider;
```



2.

Code:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity FA is
6  port(
7      A, B, Cin: in std_logic;
8      S, Cout: out std_logic
9  );
10 end FA;
11
12 architecture FA of FA is
13 begin
14     S <= A xor B xor Cin;
15     Cout <= ((A xor B) and Cin) or (A and B);
16 end FA;
```

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity FA_5bit is
6  port(
7      A, B: in std_logic_vector(4 downto 0);
8      Cin: in std_logic;
9      S: out std_logic_vector(4 downto 0);
10     Cout: out std_logic
11 );
12 end FA_5bit;
13
14 architecture FA_5bit of FA_5bit is
15     component FA is
16     port(
17         A, B, Cin: in std_logic;
18         S, Cout: out std_logic
19     );
20     end component;
21     signal c1, c2, c3, c4: std_logic;
22 begin
23     FA1: FA port map(
24         A(0), B(0), Cin, S(0), c1
25     );
26     FA2: FA port map(
27         A(1), B(1), c1, S(1), c2
28     );
29     FA3: FA port map(
30         A(2), B(2), c2, S(2), c3
31     );
32     FA4: FA port map(
33         A(3), B(3), c3, S(3), c4
34     );
35     FAOut: FA port map(
36         A(4), B(4), c4, S(4), Cout
37     );
38 end FA_5bit;
```

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity FA_12bit is
6  port(
7      A, B: in std_logic_vector(11 downto 0);
8      Cin: in std_logic;
9      S: out std_logic_vector(11 downto 0);
10     Cout: out std_logic
11 );
12 end FA_12bit;
13
14 architecture FA_12bit of FA_12bit is
15     component FA is
16     port(
17         A, B, Cin: in std_logic;
18         S, Cout: out std_logic
19     );
20     end component;
21     component FA_5bit is
22     port(
23         A, B: in std_logic_vector(4 downto 0);
24         Cin: in std_logic;
25         S: out std_logic_vector(4 downto 0);
26         Cout: out std_logic
27     );
28     end component;
29     signal c1, c2, c3: std_logic;
30
31 begin
32     FAto5: FA_5bit port map(
33         A(4 downto 0), B(4 downto 0), Cin, S(4 downto 0), c1
34     );
35     FA6to10: FA_5bit port map(
36         A(9 downto 5), B(9 downto 5), c1, S(9 downto 5), c2
37     );
38     FA11: FA port map(
39         A(10), B(10), c2, S(10), c3
40     );
41     FA12: FA port map(
42         A(11), B(11), c3, S(11), Cout
43     );
44 end FA_12bit;

```

