
Code:

```
1
     library ieee;
     use ieee.std logic 1164.all;
     use ieee.std logic unsigned.all;
 5
   ⊟entity frequencyDivider is
 6
   port(
7
           clk: in std logic;
8
           res: in std logic;
9
           m: in std logic vector(1 downto 0);
10
           Oout: out std logic
11
        );
12
    end frequencyDivider;
13
14
   □architecture frequencyDivider of frequencyDivider is
15
        signal T: std logic vector(2 downto 0);
16
   ⊟begin
17
       process(clk, res, m)
   18
        begin
19
           if res = '0' then T <= "000";
   20
           elsif clk'event and clk = '1' then
   21
              if m = "00" and T = "100" then T <= "000";
   22
              elsif m = "01" and T = "101" then T <= "000";
   23
              elsif m = "10" and T = "110" then T <= "000";
   24
              else T <= T + "001";
   25
              end if:
26
           end if;
27
        end process;
28
        Oout <= '0' when T < 2 and m = "00" else
29
                 '1' when T > 2 and m = "00" else
30
                 '0' when T \le 2 and m = "01" else
31
                 '1' when T > 2 and m = "01" else
32
                 '0' when T < 3 and m = "10" else
33
34
                 '1' when T > 3 and m = "10" else
35
                 '0' when T \le 3 and m = "11" else
36
                 '1' when T > 3 and m = "11" else
                 not clk when m = "00" or m = "10";
37
38
39
     end frequencyDivider;
```



Code:

35

36


37 38 end FA_5bit;

FAOut: FA port map (

A(4), B(4), c4, S(4), Cout

```
library ieee;
     use ieee.std logic 1164.all;
 2
     use ieee.std logic unsigned.all;
 3
    entity FA is
 5
 6
    □ port(
 7
           A, B, Cin: in std_logic;
           S, Cout: out std logic
8
9
        );
10
     end FA;
11
12
    ⊟architecture FA of FA is
13
    □begin
14
       S <= A xor B xor Cin;
       Cout <= ((A xor B) and Cin) or (A and B);
15
16
      end FA:
     library ieee;
     use ieee.std logic 1164.all;
     use ieee.std logic unsigned.all;
3
4
    ⊟entity FA 5bit is
5
6
    port(
          A, B: in std logic vector(4 downto 0);
7
8
          Cin: in std logic;
9
          S: out std logic vector(4 downto 0);
10
          Cout: out std logic
11
       );
    end FA_5bit;
12
13
14
    □architecture FA_5bit of FA_5bit is
    15
       component FA is
         port(
16
    17
           A, B, Cin: in std logic;
18
          S, Cout: out std logic
19
        );
20
        end component;
21
        signal cl, c2, c3, c4: std logic;
22
     begin
23
    FA1: FA port map(
24
        A(0), B(0), Cin, S(0), cl
25
26
    FA2: FA port map (
27
        A(1), B(1), c1, S(1), c2
28
        );
        FA3: FA port map(
29
    30
        A(2), B(2), c2, S(2), c3
31
        );
32
        FA4: FA port map (
    33
         A(3), B(3), c3, S(3), c4
34
```

```
1
      library ieee;
     use ieee.std_logic_1164.all;
2
3
     use ieee.std logic unsigned.all;
4
5
    entity FA 12bit is
6
    port(
7
           A, B: in std logic vector(11 downto 0);
8
           Cin: in std logic;
9
           S: out std logic vector(11 downto 0);
10
           Cout: out std logic
11
        );
12
     end FA 12bit;
13
14
    □architecture FA 12bit of FA 12bit is
15
    component FA is
16
    port(
              A, B, Cin: in std logic;
17
18
              S, Cout: out std logic
19
           );
20
        end component;
21
    component FA 5bit is
22
    port(
23
           A, B: in std logic vector (4 downto 0);
24
           Cin: in std logic;
25
           S: out std logic vector(4 downto 0);
26
           Cout: out std logic
27
        );
28
        end component;
29
        signal cl, c2, c3: std logic;
30
31
     begin
32
    FAlto5: FA 5bit port map(
33
           A(4 downto 0), B(4 downto 0), Cin, S(4 downto 0), cl
34
35
    FA6tol0: FA 5bit port map(
36
          A(9 downto 5), B(9 downto 5), cl, S(9 downto 5), c2
37
        );
38
    FAll: FA port map (
         A(10), B(10), c2, S(10), c3
39
40
        );
41
        FA12: FA port map (
    42
          A(11), B(11), c3, S(11), Cout
43
    end FA_12bit;
44
```



	Name	Value at 0 ps	0 ps 0 ps	40.0 ns	80.0 ns	120.0 ns	160.0 ns	200.0 ns	240.0 ns	280.0 ns	320.0 ns	360.0 ns	400.0 ns	440.0
in.	> A	U 2054 U 2673	2054	X 3094 X 2561	1654 X	2919 X 2375	387	1171 X	1040 X 1038	X 206	740	2608 2580	X 2068 X	#
in_	Cin	B 1	2673	2361	A 3391 A	1920 390	1	175	127 3090	3074	3710	1003 \ 5103	A 5393	
out		B 1	(22	V 1500	V 1150 V	750 X 2765	Varca	X 250 X	1167 39	7 2201	7 255	DC14 V 1500	1205	,
	> S	U 632	632	1560	1150	750 2765	3562	250	1167 39	3281	355	3614 1589	1365	4