


1.

程式碼:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux is
5  port(
6      s: in std_logic_vector(3 downto 0);
7      Din: in std_logic;
8      F: out std_logic_vector(15 downto 0)
9  );
10 end mux;
11
12 architecture mux of mux is
13     signal D: std_logic_vector(3 downto 0);
14     signal mux1, mux2, mux3, mux4: std_logic_vector(3 downto 0);
15
16 begin
17     D(0) <= Din when s(3) = '0' and s(2) = '0' else '0';
18     D(1) <= Din when s(3) = '0' and s(2) = '1' else '0';
19     D(2) <= Din when s(3) = '1' and s(2) = '0' else '0';
20     D(3) <= Din when s(3) = '1' and s(2) = '1' else '0';
21
22     mux1 <= "0000" when D(0) = '0' else
23             "0001" when s(1) = '0' and s(0) = '0' else
24             "0010" when s(1) = '0' and s(0) = '1' else
25             "0100" when s(1) = '1' and s(0) = '0' else
26             "1000" when s(1) = '1' and s(0) = '1';
27
28     mux2 <= "0000" when D(1) = '0' else
29             "0001" when s(1) = '0' and s(0) = '0' else
30             "0010" when s(1) = '0' and s(0) = '1' else
31             "0100" when s(1) = '1' and s(0) = '0' else
32             "1000" when s(1) = '1' and s(0) = '1';
33
34     mux3 <= "0000" when D(2) = '0' else
35             "0001" when s(1) = '0' and s(0) = '0' else
36             "0010" when s(1) = '0' and s(0) = '1' else
37             "0100" when s(1) = '1' and s(0) = '0' else
38             "1000" when s(1) = '1' and s(0) = '1';
39
40     mux4 <= "0000" when D(3) = '0' else
41             "0001" when s(1) = '0' and s(0) = '0' else
42             "0010" when s(1) = '0' and s(0) = '1' else
43             "0100" when s(1) = '1' and s(0) = '0' else
44             "1000" when s(1) = '1' and s(0) = '1';
45     F <= mux4 & mux3 & mux2 & mux1;
46
47 end mux;
```

模擬結果:




2.

程式碼:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity decoder2to4_en is
5  port(
6      A, B: in std_logic;
7      en: in std_logic;
8      C, D: in std_logic;
9      F: out std_logic_vector(15 downto 0)
10 );
11 end decoder2to4_en;
12
13 architecture decoder2to4_en of decoder2to4_en is
14     signal AB: std_logic_vector(1 downto 0);
15     signal DD: std_logic_vector(3 downto 0);
16     signal tmp1, tmp2, tmp3, tmp4: std_logic_vector(3 downto 0);
17     signal CD: std_logic_vector(1 downto 0);
18
19 begin
20     AB <= A & B;
21     CD <= C & D;
22
23     DD <= "1111" when en = '1' else
24         "1110" when AB = "00" else
25         "1101" when AB = "01" else
26         "1011" when AB = "10" else
27         "0111";
28
29     tmp1 <= "1111" when DD(3) = '1' else
30         "1110" when CD = "00" else
31         "1101" when CD = "01" else
32         "1011" when CD = "10" else
33         "0111";
34
35     tmp2 <= "1111" when DD(2) = '1' else
36         "1110" when CD = "00" else
37         "1101" when CD = "01" else
38         "1011" when CD = "10" else
39         "0111";
40
41     tmp3 <= "1111" when DD(1) = '1' else
42         "1110" when CD = "00" else
43         "1101" when CD = "01" else
44         "1011" when CD = "10" else
45         "0111";
46
47     tmp4 <= "1111" when DD(0) = '1' else
48         "1110" when CD = "00" else
49         "1101" when CD = "01" else
50         "1011" when CD = "10" else
51         "0111";
52
53     F <= tmp1 & tmp2 & tmp3 & tmp4;
54
55 end decoder2to4_en;
```

模擬結果:



3.

程式碼:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity FA_4bit is
5  port (
6      A, B : in std_logic_vector(3 downto 0);
7      M : in std_logic;
8      S : out std_logic_vector(3 downto 0);
9      Cout : out std_logic
10 );
11 end entity;
12
13 architecture FA_4bit of FA_4bit is
14     signal C1, C2, C3 : std_logic;
15     signal tB : std_logic_vector(3 downto 0);
16 begin
17     tB(0) <= B(0) xor M;
18     tB(1) <= B(1) xor M;
19     tB(2) <= B(2) xor M;
20     tB(3) <= B(3) xor M;
21
22     S(0) <= A(0) xor tB(0) xor M;
23     S(1) <= A(1) xor tB(1) xor C1;
24     S(2) <= A(2) xor tB(2) xor C2;
25     S(3) <= A(3) xor tB(3) xor C3;
26
27     C1 <= ((A(0) xor tB(0)) and M) or (A(0) and tB(0));
28     C2 <= ((A(1) xor tB(1)) and C1) or (A(1) and tB(1));
29     C3 <= ((A(2) xor tB(2)) and C2) or (A(2) and tB(2));
30     Cout <= ((A(3) xor tB(3)) and C3) or (A(3) and tB(3));
31 end architecture;
```

## 模擬結果:

