1.


Code:

```
1
     library ieee;
 2
     use ieee.std logic 1164.all;
 3
     use ieee.std_logic_unsigned.all;
 4
 5
   ⊟entity cnt is
 6
   port(
 7
           clk, res: in std logic;
 8
           Q: out std logic vector(3 downto 0)
9
        );
10
    end cnt;
11
12
   ⊟architecture cnt of cnt is
        signal nowt: std_logic_vector(3 downto 0);
13
14
        signal m: std logic;
15 ⊟
       begin
16 ⊟
           process(clk, res)
17
           begin
18 ⊟
              if res = '1' then
19
                 m <= '1'; nowt <= "0000";
20 ⊟
              elsif clk'event and clk = '1' then
                 if nowt = "1111" and m = '1' then
21
   22
                    nowt <= nowt - 1;
23
                    m <= '0';
                 elsif nowt = "0000" and m = '0' then
24 ⊟
25
                    nowt <= nowt + 1;
                    m <= '1';
26
27 ⊟
                 elsif m = '1' then nowt <= nowt + 1;
                 elsif m = '0' then nowt <= nowt - 1;
28 ⊟
29
                 end if;
30
              end if;
31
          end process;
32
           Q <= nowt;</pre>
        end cnt;
33
34
```

```
library ieee;
    use ieee.std logic 1164.all;
2
 3
   use ieee.std logic unsigned.all;
 4
 5
   Eentity decoder is
 6
   port (
7
           input: in std logic vector(3 downto
8
           F: out std logic vector(15 downto 0)
9
10
    end decoder;
11
12
   Barchitecture decoder of decoder is
13
   ⊟begin
14
15
       F \le x"0001" when input = x"0" else
16
            x"0002" when input = x"1" else
17
            x"0004" when input = x"2" else
18
            x"0008" when input = x"3" else
19
            x"0010" when input = x"4" else
20
            x"0020" when input = x"5" else
21
            x"0040" when input = x"6" else
22
            x"0080" when input = x"7" else
23
            x"0100" when input = x"8" else
24
            x"0200" when input = x"9" else
25
            x"0400" when input = "1010" else
26
            x"0800" when input = "1011" else
27
            x"1000" when input = "1100" else
28
            x"2000" when input = "1101" else
29
            x"4000" when input = "1110" else
            x"8000" when input = "1111" else
30
31
            x"0000";
32
33
    end decoder;
```

```
library ieee;
 2
     use ieee.std logic 1164.all;
 3
     use ieee.std logic unsigned.all;
 4
 5
   ⊟entity cnt decoder is
 6
   port (
7
           clk, res: in std logic;
 8
           F: out std_logic_vector(15 downto 0)
9
    end cnt decoder;
10
11
12
   ⊟architecture cnt decoder of cnt decoder is
13
        signal cntout: std logic vector(3 downto 0);
14
        component cnt is
15
   port (
16
              clk, res: in std logic;
              Q: out std_logic_vector(3 downto 0)
17
18
           );
19
        end component;
20
21
   component decoder is
22
   port (
23
              input: in std logic vector(3 downto 0);
24
              F: out std logic vector(15 downto 0)
25
26
        end component;
27
28
     begin
29
        U1: cnt port map(clk, res, cntout);
30
        U2: decoder port map(cntout, F(15 downto 0));
31
     end cnt decoder;
```

模擬:



2.

Code:

```
library ieee;
    use ieee.std_logic_1164.all;
 3 use ieee.std logic unsigned.all;
 5 mentity BCD is
6 ⊟ port(
7
          clk, res, Cin: in std logic;
8
          Q: out std logic vector(3 downto 0);
9
          Cout: out std_logic
10
      );
11
    end BCD;
12
14 L
       signal nowt: std logic vector(3 downto 0);
15 ⊟begin
16 ⊟
      process(clk, res, Cin)
17
       begin
18 ⊟
          if res = '1' then nowt <= "0000";
          elsif clk'event and clk = '1' and Cin = '1' then
19 ⊟
20 ⊟
             if nowt = "1001" then
21
               nowt <= "0000";
22 ⊟
             else nowt <= nowt + 1;</pre>
23
             end if;
24
          end if;
25
       end process;
26
       Q <= nowt;
27
       Cout <= '1' when nowt = "1001" and Cin = '1' else '0';
28 end BCD;
```

```
1
     library ieee;
     use ieee.std_logic_1164.all;
3
     use ieee.std logic unsigned.all;
 5  entity BCD counter is
6 ⊟
        port (
7
           clk, res: in std logic;
8
           result1, result2, result3: out std logic vector(3 downto 0);
9
           result: out std logic vector(11 downto 0)
10
       );
11
     end BCD_counter;
12
13
    ⊟architecture BCD counter of BCD counter is
14 ⊟
        component BCD is
15 ⊟
           port(
16
               clk, res, Cin: in std logic;
17
               Q: out std logic vector(3 downto 0);
18
               Cout: out std logic
19
           );
20
        end component;
21
        signal sum1, sum2, sum3: std_logic_vector(3 downto 0);
        signal Ci, Co: std_logic_vector(2 downto 0);
22
23
     begin
24
        Ci(0) <= '1';
25
        Ci(1) <= Co(0);
26
        Ci(2) <= Co(1);
27
28
        U1: BCD port map(clk, res, Ci(0), sum1, Co(0));
29
        U2: BCD port map(clk, res, Ci(\frac{1}{1}), sum2, Co(\frac{1}{1}));
30
        U3: BCD port map(clk, res, Ci(2), sum3, Co(2));
31
32
        result1 <= sum1;
        result2 <= sum2;
33
34
        result3 <= sum3;
35
        result <= sum3 & sum2 & sum1;
36
37
     end BCD counter;
```

模擬:

