



**Trinity  
College  
Dublin**

The University of Dublin

**Assignment 2**

**Submitted To:**

**Prof. Shreejith Shankar**

**Digital System Design 3C7**

**Submitted By:**

**Parul Kumari**

**TCD ID: 21356575**

**Details:**

**Board No.: Basys3101**

**Width: 17**


**Feedback: XNOR**

**FSM Pattern: 100010000111**


**LFSR SEED: 1101100011110010**

AIM: The purpose of this session is to bring together elements from all your Labs, but particularly Lab F-G, and give you experience with developing and testing a larger sequential design and targeting it to the FPGA board.


Sources:



Schematic diagram:




Elaborated design




Synthesized design


## FILES:



FSM Diagram:



## WAVEform:



## Testbench:

```
PARUL_tb.v
C:/Users/Hp/project_9/project_9.srscs/sources_1/new/PARUL_tb.v

1  `timescale 1ns/1ps
2
3  module parul_test(
4  );
5  wire[16:0] out;
6  reg clk, reset;
7  wire max;
8  wire seq_det;
9  wire [3:0] b3, b2,b1,b0;
10
11  PARUL pk (.clk(clk),.reset(reset),.LFSR_bits(out),.max(max),.d3(b3),.d2(b2),.d1(b1),.d0(b0));
12
13
14  always
15  begin
16      clk = 1'b1;
17      #50;
18      clk = 1'b0;
19      #50;
20  end
21
22  initial
23  begin
24      reset = 1'b1;
25      #100;
26      reset = 1'b0;
27  end
28  endmodule
```

