

# Fundamentals of Digital System Design

## **Finite State Machines**

Supun Kuruppu

# About Me

- Engineering Consultant at Analog Inference (Santa Clara, California)
- Associate Electronics Engineer at Paraqum Technologies
- B.Sc. in Electronic & Telecom. Eng. from the University of Moratuwa, Sri Lanka (2024)
- Former Research Affiliate at the University of Sydney
- Former Research Team member at The AI Team
- <https://www.linkedin.com/in/supun-dasantha-kuruppu/>





# What you'll learn today



- What Finite State Machines (FSMs) are
- How to describe a sequential circuit using FSMs
- How to design sequential circuits using FSMs with SystemVerilog

# Recap: Combinational Logic

A type of digital circuit where the output is determined solely by the current inputs





# Recap



	Same Input		Different Output	
	Input		Output	
#1	5		5	
#2	5		10	
#3	5		15	

# Recap: Sequential Logic

A type of digital circuit where the output depends not only on the current inputs but also on the history of previous inputs




# Need for FSMs

## Simple Sequential Circuits

## Complex Systems

### Accumulator



```
accumulator.sv
1 module accumulator(
2     input logic i_clk,
3     input logic i_rst,
4     input logic i_data,
5     output logic o_data
6 );
7 // combinational logic
8 // ...
9 // sequential logic
10 always_ff @(posedge i_clk) begin
11     if (i_rst == 0) begin
12         sum <= 0;
13     end
14     else begin
15         if (i_valid) begin
16             sum <= sum + i_data;
17         end
18     end
19 end
20 endmodule
```

Functionality of complex systems  
are modelled using FSMs

Central Processing Unit

Graphics Processing Unit

AI Accelerators

Control Systems


# What is an FSM?

- High-level description of a sequential logic circuit
- You can describe the functionality of any sequential logic circuit using an FSM
  - Typically used to model complex systems


**“It describes the relationship between the sequential circuit’s inputs, states and outputs**



# Example: Inputs, States, Outputs




**Hungry**




**Hungry**

# Example: Inputs, States, Outputs




**Hungry**





**Full**

# Example: Inputs, States, Outputs



Full



Full


# Example: Inputs, States, Outputs

## Interaction between the cat owner and the cat


Input	Owner giving food
States	Cat is hungry/full
Output	Cat eating/not eating

“State in a system is a collection of additional data that influences the output apart from the input


Cat is **hungry**



Cat is **full**



# Example: Turnstile




What is a turnstile?

[https://youtu.be/m4HPARVUWag?si=Y1WrAE\\_UdGtStAhA](https://youtu.be/m4HPARVUWag?si=Y1WrAE_UdGtStAhA)

# Finite State Machine


## Example:

Build a synchronous system that can identify the “101” bit patterns in a series of incoming bits




# Finite State Machine

- Module demonstration with 0101011 input



# Finite State Machine


- Module demonstration with 0101011 input






# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input



# Finite State Machine


- Module demonstration with 0101011 input






# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input




# Finite State Machine

- Module demonstration with 0101011 input



# Finite State Machine




- Finite State Machines can be represented in two ways
  - State Diagrams
  - State Transition Tables

State	Description	Notation
Nothing found	All the next incoming three bits need to be “101” for the “101” pattern	F0
“1” found	Only the next incoming two bits need to be “01” for the “101” pattern	F1
“10” found	Only the next incoming bit needs to be “1” for the “101” pattern	F2
“101” found	The “101” pattern is present	F3


# State Diagram

## Task:

Identify the “101” bit patterns in a series of incoming bits



State	Description	Notation
Nothing found	All the next incoming three bits need to be “101” for the “101” pattern	F0
“1” found	Only the next incoming two bits need to be “01” for the “101” pattern	F1
“10” found	Only the next incoming bit needs to be “1” for the “101” pattern	F2
“101” found	The “101” pattern is present	F3




# State Transition Table

- We need to represent the states as a bit pattern
- Since there are 4 states, we need 2 bits for the representation

State	Bit Pattern
F0	00
F1	01
F2	10
F3	11

# State Transition Table



State	Bit Pattern
F0	00
F1	01

F2	10
F3	11

Current State	Next State		Output
	(Input) 0	(Input) 1	
00	00	01	0
01	10	01	0
10	00	11	0
11	10	01	1




# Moore State Machine

- Output depends only on the current state
- Output changes synchronously

“  
This is a Moore State Machine


Current State	Next State		Output
	(Input) 0	(Input) 1	
00	00	01	0
01	10	01	0
10	00	11	0
11	10	01	1

- Input:  $x$
- Output:  $y$
- Current state:  $a_t, b_t$
- Next state:  $a_{t+1}, b_{t+1}$



# Mealy State Machine


- In Mealy machines, output depends on both the input and the current state
- Most systems involving sequential logic can be implemented as both a Moore State Machine and a Mealy State Machine
  - The choice is with the designer




# Mealy State Machine

## Task:


Identify the “101” bit patterns in a series of incoming bits



State	Description	Notation
Nothing found	All the next incoming three bits need to be “101” for the “101” pattern	F0
“1” found	Only the next incoming two bits need to be “01” for the “101” pattern	F1
“10” found	Only the next incoming bit needs to be “1” for the “101” pattern	F2



# State Transition Table



State	Bit Pattern
F0	00
F1	01


F2	10
----	----

Current State	Input	Next State	Output
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	0
10	0	00	0
10	1	01	1

# Mealy State Machine

Current State	Input	Next State	Output
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	0
10	0	00	0
10	1	01	1

- Input:  $x$
- Output:  $y$
- Current state:  $a_t, b_t$
- Next state:  $a_{t+1}, b_{t+1}$



# Moore Machine Vs Mealy Machine


## Moore Machine

- Outputs are synchronized with the clock
- Number of states is comparatively higher
- Comparatively easier to implement and debug

## Mealy Machine

- Outputs may change if the inputs change during a clock cycle
- Number of states is comparatively lower
- Comparatively more difficult to implement and debug

# Use Moore or Mealy?



- Mealy Machine:
  - Missile defence system activation alarm
  
- Moore Machine:
  - Pedestrian crossing signal
  
- Light activation system that is triggered by a person walking in

# Design: Moore Machine

- enum is used to name bit patterns.
- It is useful for clarity when designing and debugging.

- This is needed to stop the synthesis tool from inferring a latch.

```
rtl > @ moore_bit_pattern_identifiers.v
1  module moore_bit_pattern_identifier(
2      input logic i_clk,
3      input logic i_rstn,
4      input logic i_bit,
5      output logic o_match
6  );
7
8      // states
9      enum logic [1:0] {
10         F0, // 00
11         F1, // 01
12         F2, // 10
13         F3 // 11
14     } state, next_state;
15
16     // next state combinational logic
17     always_comb begin
18         if (state == F0) begin
19             if (i_bit == 0)
20                 next_state = F0;
21             else
22                 next_state = F1;
23         end
24         else if (state == F1) begin
25             if (i_bit == 0)
26                 next_state = F2;
27             else
28                 next_state = F1;
29         end
30         else if (state == F2) begin
31             if (i_bit == 0)
32                 next_state = F0;
33             else
34                 next_state = F3;
35         end
36         else if (state == F3) begin
37             if (i_bit == 0)
38                 next_state = F2;
39             else
40                 next_state = F1;
41         end
42         else
43             next_state = F0;
44     end
45 end
```

```
46 // state sequencer
47 always_ff @(posedge i_clk) begin
48     if (i_rstn == 0) begin
49         // active low reset
50         state <= F0;
51     end
52     else begin
53         state <= next_state;
54     end
55 end
56
57 // output combinational logic
58 always_comb begin
59     if (state == F3)
60         o_match = 1;
61     else
62         o_match = 0;
63 end
64
65 endmodule
```




# Verification: Moore Machine

```
tb > bit_pattern_identifier_tb.sv
1  `timescale 1ps/1ps
2
3  module bit_pattern_identifier_tb;
4      logic clk, rstn, input_bit, match;
5      logic [8:1:0] test_sequence;
6
7      // design under test instantiation
8      moore_bit_pattern_identifier dut(
9          .i_clk(clk),
10         .i_rstn(rstn),
11         .i_bit(input_bit),
12         .o_match(match)
13     );
14
15     // clock generation
16     initial begin
17         clk = 0;
18         forever begin
19             #5 clk = ~clk;
20         end
21     end
```

```
22
23     // testbench stimulus
24     initial begin
25         // configure vcd dump
26         $dumpfile("bit_pattern_identifier_tb.vcd");
27         $dumpvars(0, bit_pattern_identifier_tb);
28
29         // reset the dut
30         rstn = 0;
31         input_bit = 0;
32         #100 rstn = 1;
33
34         // define test sequence
35         test_sequence = 8'b01010110;
36
37         // apply test sequence
38         for (int i=0; i<$size(test_sequence); i++) begin
39             input_bit = test_sequence[$size(test_sequence)-i-1];
40             @(posedge clk);
41             #1;
42         end
```

```
43
44         @(posedge clk);
45
46         // stop the simulation
47         $stop;
48     end
49 endmodule
```

Test Pattern:  
01010110



# Design: Mealy Machine

- Less number of states

- Output depends on the input

```
rtl > mealy_bit_pattern_identifier.sv
1  module mealy_bit_pattern_identifier(
2      input logic i_clk,
3      input logic i_rstn,
4      input logic i_bit,
5      output logic o_match
6  );
7
8      // states
9      enum logic [2-1:0] {
10         F0, // 00
11         F1, // 01
12         F2 // 10
13     } state, next_state;
14
15     // next state combinational logic
16     always_comb begin
17         if (state == F0) begin
18             if (i_bit == 0)
19                 next_state = F0;
20             else
21                 next_state = F1;
22         end
23         else if (state == F1) begin
24             if (i_bit == 0)
25                 next_state = F2;
26             else
27                 next_state = F1;
28         end
29         else if (state == F2) begin
30             if (i_bit == 0)
31                 next_state = F0;
32             else
33                 next_state = F1;
34         end
35         else
36             next_state = F0;
37     end
```

```
38
39     // state sequencer
40     always_ff @(posedge i_clk) begin
41         if (i_rstn == 0) begin
42             // active low reset
43             state <= F0;
44         end
45         else begin
46             state <= next_state;
47         end
48     end
49
50     // output combinational logic
51     always_comb begin
52         if (state == F2 && i_bit == 1)
53             o_match = 1;
54         else
55             o_match = 0;
56     end
57
58 endmodule
```

# Verification: Mealy Machine

```

tb > @ bit_pattern_identifier_tb.sv
1  `timescale 1ps/1ps
2
3  module bit_pattern_identifier_tb;
4      logic clk, rstn, input_bit, match;
5      logic [8-1:0] test_sequence;
6
7      // design under test instantiation
8      mealy_bit_pattern_identifier dut(
9          .i_clk(clk),
10         .i_rstn(rstn),
11         .i_bit(input_bit),
12         .o_match(match)
13     );
14
15     // clock generation
16     initial begin
17         clk = 0;
18         forever begin
19             #5 clk = ~clk;
20         end
21     end
    
```


```

22
23     // testbench stimulus
24     initial begin
25         // configure vcd dump
26         $dumpfile("bit_pattern_identifier_tb.vcd");
27         $dumpvars(0, bit_pattern_identifier_tb);
28
29         // reset the dut
30         rstn = 0;
31         input_bit = 0;
32         #100 rstn = 1;
33
34         // define test sequence
35         test_sequence = 8'b01010110;
36
37         // apply test sequence
38         for (int i=0; i<$size(test_sequence); i++) begin
39             input_bit = test_sequence[$size(test_sequence)-i-1];
40             @(posedge clk);
41             #1;
42         end
    
```

```


43
44         @(posedge clk);
45
46         // stop the simulation
47         $stop;
48     end
49 endmodule
    
```

Test Pattern:  
01010110




# Implementation: Moore Machine

- Next state combinational logic
- State registers
- Output combinational logic




“States in a digital circuit are the all the possible value combinations of its memory elements




# Implementation: Mealy Machine

- Next state combinational logic
- State registers
- Output combinational logic



## Mealy Machine

“States in a digital circuit are the all the possible value combinations of its memory elements



# Q & A