

Fundamentals of Digital System Design

Finite State Machines

Supun Kuruppu

About Me



- Engineering Consultant at Analog Inference (Santa Clara, California)
- Associate Electronics Engineer at Paraqum Technologies
- B.Sc. in Electronic & Telecom. Eng. from the University of Moratuwa, Sri Lanka (2024)
- Former Research Affiliate at the University of Sydney
- Former Research Team member at The AI Team
- https://www.linkedin.com/in/supun-dasantha-kuruppu/



What you'll learn today





- What Finite State Machines (FSMs) are
- How to describe a sequential circuit using FSMs
- How to design sequential circuits using FSMs with SystemVerilog

Recap: Combinational Logic




A type of digital circuit where the output is determined solely by the current inputs






Recap








Recap: Sequential Logic




A type of digital circuit where the output depends not only on the current inputs but also on the history of previous inputs



```
accumulator.sv
     module accumulator(
         input logic i_clk,
         input logic i_rst,
         input logic i_valid,
         input logic [31:0] i_data,
         output logic [31:0] o_data
    logic [31:0] sum;
    // combinational logic
    assign o_data = sum;
14
     // sequential logic
    always_ff @(posedge i_clk) begin
         if (i_rst == 0) begin
             sum <= 0;
         end
         else begin
             if (i_valid) begin
                 sum <= sum + i_data;</pre>
             end
        end
    end
    endmodule
```

Need for FSMs





What is an FSM?



- High-level description of a sequential logic circuit
- You can describe the functionality of any sequential logic circuit using an FSM
 - Typically used to model complex systems

It describes the relationship between the sequential circuit's inputs, states and outputs







Hungry







Hungry







Hungry







Full







Full










Full



Interaction between the cat owner and the cat

Input Owner giving food	
States	Cat is hungry/full
Output	Cat eating/not eating

Cat is **hungry**



Cat is full







State in a system is a collection of additional data that influences the output apart from the input



Example: Turnstile








What is a turnstile?

https://youtu.be/m4HPARVUWag?si=Y1WrAE UdGtStAhA




Example:

Build a synchronous system that can identify the "101" bit patterns in a series of incoming bits






Module demonstration with 0101011 input



101011




Module demonstration with 0101011 input




101011


















Module demonstration with 0101011 input




1011












































- Finite State Machines can be represented in two ways
 - State Diagrams
 - State Transition Tables


State	Description	Notation
Nothing found	All the next incoming three bits need to be "101" for the "101" pattern	F0
"1" found	Only the next incoming two bits need to be "01" for the "101" pattern	F1
"10" found	Only the next incoming bit needs to be "1" for the "101" pattern	F2
"101" found	The "101" pattern is present	F3

State Diagram




Task:

Identify the "101" bit patterns in a series of incoming bits



State	Description	Notation
Nothing found	All the next incoming three bits need to be "101" for the "101" pattern	FO
"1" found	Only the next incoming two bits need to be "01" for the "101" pattern	F1
"10" found	Only the next incoming bit needs to be "1" for the "101" pattern	F2
"101" found	The "101" pattern is present	F3



State Transition Table




- We need to represent the states as a bit pattern
- Since there are 4 states, we need 2 bits for the representation

State	Bit Pattern	
FO	00	
F1	01	
F2	10	
F3	11	

State Transition Table





State	Bit Pattern
F0	00
F1	01

F2	10
F3	11

Current State	Next State		Output
	(Input) 0	(Input) 1	Output
00	00	01	0
01	10	01	0
10	00	11	0
11	10	01	1

Moore State Machine




- Output depends only on the current state
- Output changes synchronously

This is a Moore State Machine

	Current State	Next State		Outnut
		(Input) 0	(Input) 1	Output
	00	00	01	0
	01	10	01	0
	10	00	11	0
	11	10	01	1


- Input: x
- Output: y
- Current state: a_t , b_t
- Next state: a_{t+1}, b_{t+1}



Mealy State Machine



- In Mealy machines, output depends on both the input and the current state
- Most systems involving sequential logic can be implemented as both a Moore State Machine and a Mealy State Machine
 - The choice is with the designer




Mealy State Machine




Task:

Identify the "101" bit patterns in a series of incoming bits




State	State Description	
Nothing found	All the next incoming three bits need to be "101" for the "101" pattern	FO
"1" found	Only the next incoming two bits need to be "01" for the "101" pattern	F1
"10" found	Only the next incoming bit needs to be "1" for the "101" pattern	F2



State Transition Table





State	Bit Pattern	
F0	00	
F1	01	

Current State	Input	Next State	Output
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	0
10	0	00	0
10	1	01	1

Mealy State Machine




Current State	Input	Next State	Output
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	0
10	0	00	0
10	1	01	1

Input: x

Output: y

Current state: a_t, b_t

Next state: a_{t+1}, b_{t+1}



Moore Machine Vs Mealy Machine



Moore Machine


- Outputs are synchronized with the clock
- Number of states is comparatively higher
- Comparatively easier to implement and debug

Mealy Machine

- Outputs may change if the inputs change during a clock cycle
- Number of states is comparatively lower
- Comparatively more difficult to implement and debug

Use Moore or Mealy?





- Mealy Machine:
 - Missile defence system activation alarm

- Moore Machine:
 - Pedestrian crossing signal

 Light activation system that is triggered by a person walking in

Design: Moore Machine



- enum is used to name bit patterns.
- It is useful for clarity when designing and debugging.

 This is needed to stop the synthesis tool from inferring a latch.

```
module moore_bit_pattern_identifier(
    input logic i_clk,
   input logic i_rstn,
   input logic i_bit,
   output logic o_match
enum logic [1:0] {
 state, next_state;
always_comb begin
   if (state == F0) begin
        if (i_bit == 0)
            next_state = F0;
        else
            next_state = F1;
   else if(state == F1) begin
        if (i_bit == 0)
            next_state = F2;
            next_state = F1;
   else if(state == F2) begin
        if (i bit == 0)
            next_state = F0;
            next_state = F3;
   else if(state == F3) begin
        if (i_bit == 0)
            next_state = F2;
            next_state = F1;
        next_state = F0;
```

Verification: Moore Machine



```
// testbench stimulus
initial begin
// configure vcd dump
$dumpfile("bit_pattern_identifier_tb.vcd");
$dumpvars(0,bit_pattern_identifier_tb);


// reset the dut
rstn = 0;
input_bit = 0;
#100 rstn = 1;

// define test sequence
test_sequence = 8'b01010110;

// apply test sequence
for (int i=0; i<$size(test_sequence); i++) begin
input_bit = test_sequence[$size(test_sequence)-i-1];
@(posedge clk);
#1;
end</pre>
```

```
43
44
46
47
48
end
49
end
49
```

Test Pattern: 01010110



Design: Mealy Machine



Less number of states

Output depends on the input

```
rtl > @ mealy_bit_pattern_identifier.sv
     module mealy_bit_pattern_identifier(
          input logic i_clk,
          input logic i_rstn,
          input logic i_bit,
         output logic o_match
     enum logic [2-1:0] {
         F0, // 00
         F1, // 01
         F2 // 10
       state, next_state;
     always_comb begin
          if (state == F0) begin
              if (i_bit == 0)
                  next_state = F0;
             else
                  next_state = F1;
         else if(state == F1) begin
             if (i_bit == 0)
                  next_state = F2;
             else
                  next_state = F1;
         else if(state == F2) begin
             if (i bit == 0)
                 next_state = F0;
             else
                  next_state = F1;
          else
             next_state = F0;
```

```
always_ff @(posedge i_clk) begin
    if (i_rstn == 0) begin
        // active low reset
        state <= F0;
    end
    else begin
        state <= next_state;</pre>
    end
end
always_comb begin
    if (state == F2 && i_bit == 1)
        o_{match} = 1;
    else
        o_{match} = 0;
end
endmodule
```

Verification: Mealy Machine



```
// testbench stimulus
initial begin
// configure vcd dump
$dumpfile("bit_pattern_identifier_tb.vcd");
$dumpvars(0,bit_pattern_identifier_tb);


// reset the dut
rstn = 0;
input_bit = 0;
#100 rstn = 1;

// define test sequence
test_sequence = 8'b01010110;

// apply test sequence
for (int i=0; i<$size(test_sequence); i++) begin
input_bit = test_sequence[$size(test_sequence)-i-1];
@(posedge clk);
#1;
end</pre>
```

```
43
44
45
46
47
48
end
49
endmodule
```


Test Pattern: 01010110




Implementation: Moore Machine



- Next state combinational logic
- State registers
- Output combinational logic



States in a digital circuit are the all the possible value combinations of its memory elements




Implementation: Mealy Machine



- Next state combinational logic
- State registers
- Output combinational logic

Lotic BUF-inst Lotic

States in a digital circuit are the all the possible value combinations of its memory elements





Q & A