
TL errors conditioned on geometry: reach margin b and image margin m, per dimension (S¹ shown, not pooled)
S¹ TL (grid 100): 88 capturable ICs
T² TL (grid 32²): 616 capturable ICs
T³ TL (grid 10³): 360 capturable ICs
T⁴ TL (Sobol 1000): 179 capturable ICs
captured
escaped (21)
escaped (56)
escaped (10)
escaped (3)
image margin m = d₁ − d₀
reach margin b = R − |Δ₀|
error rate vs reach margin b
(bins with ≥ 3 ICs, 95 % Wilson intervals)
error rate among capturable ICs
reach margin b
error rate vs image margin m
(bins with ≥ 3 ICs, 95 % Wilson intervals)
image margin m
danger zone (b < 0.1, m < 0.5):
share of capturable ICs
uniform sampling (Monte Carlo)
actual TL sample
observed error rate
share of capturable ICs
geometry-standardised error rates
(LR test of a dimension term: p = 0.59)
observed
pooled geometry model (no dimension term)
56
53.3
10
11.4
3
4.3