


Mos Capacitor



M

O

S (n-type / p-type)


M-O-S

p-type

(n-MOS)


n-type

(p-mos)




Assumption: $E_{Fm} = E_{Fs}$
↳ ideal

$V_g = 0$ Flat band condition




No electric field
No charges


$V_g < 0$ Accumulation



holes get
accumulated
at the oxide
semiconductor
interface




$V_g > 0$ & small Depletion region



→ holes are repelled from interface


→ immobile acceptor ions



$$V_g > 0$$

$x=0$

$x=a$




Reference: $E_i(x=a)$

$$E_i(x=a) - E_i(x) = q\Phi$$

$$E_i(x=a) - E_i(x=0) = q\Phi_s$$

$\Phi_s \rightarrow$ Surface potential (bending downward is +ve)

$$V_{app} = \underbrace{V_{ox}}_{\text{drop across oxide}} + \underbrace{\Phi_s}_{\text{drop across semiconductor}}$$



$$Q_s = -[Q_{dep} + Q_{inv}]$$

$$\Phi_s = 2\Phi_B \quad n(x=0) = N_A$$

↳ Threshold voltage definition
i.e. the surface has inverted
↳ become p-type

$Q_{inv} \rightarrow$ due to mobile electrons at the interface.

How does the charge in the semiconductor vary as a function of gate bias?

$$Q_s = \pm \frac{\sqrt{2} k_B T}{L_D q} \left[\left(\exp\left(-\frac{\Phi_s}{V_T}\right) + \frac{\Phi_s}{V_T} - 1 \right) + \frac{n_0}{p_0} \left(\exp\left(+\frac{\Phi_s}{V_T}\right) - \frac{\Phi_s}{V_T} - 1 \right) \right]^{1/2}$$

+ve \rightarrow Accumulation

-ve \rightarrow Depletion / Inversion.

$L_D \rightarrow$ Debye length

$$p_0 = N_A \quad n_0 = \frac{n_i^2}{N_A}$$

Accumulation $\rightarrow \phi_s < 0 \rightarrow \exp[-\phi_s/v_T]$
will dominate.


$$Q_s \propto \exp\left[-\frac{\phi_s}{2v_T}\right]$$

Depletion - $\phi_s > 0$ but not large
enough to overcome $\frac{n_0}{p_0}$ term

thus $Q_s \propto \sqrt{\phi_s}$

Injection $\rightarrow \phi_s \gg 0$ $\{ \exp[\frac{\phi_s}{v_T}]$ can
compensate the n_0/p_0 term

$$Q_s \propto \exp\left[\frac{\phi_s}{2v_T}\right]$$



After strong inversion \rightarrow further increase in gate bias leads to mainly increase in mobile carriers $\{$ NOT in depletion charges

WHY??

The depletion region width gets "pinned" to w_D at $\phi_s = 2\phi_B$

$$w_D = \sqrt{\frac{2\epsilon_{si} \phi_s}{q N_A}} \quad w_{D,max} = w_D(\phi_s = 2\phi_B)$$


$$Q_D = -q N_A w_D = -\sqrt{2\epsilon_s q N_A \phi_s}$$

due to exponential increase in mobile carriers with $\phi_s \rightarrow$ the surface potential gets also "pinned" to $2\phi_B$


Relationship between V_G , ϕ_s & Q_s

$$\begin{aligned} V_G &= V_{ox} + \phi_s \\ &= \frac{Q_G}{C_{ox}} + \phi_s \\ &= -\frac{Q_s}{C_{ox}} + \phi_s \quad - (1) \end{aligned}$$

Numerically we can solve ① along with $Q_s - \phi_s$ to eliminate ϕ_s to get a relationship between Q_s & V_g




We can also use a similar process to write a relationship between V_g & ϕ_s



Mos Capacitance.

$$\begin{aligned} V_g &= V_{ox} + \phi_s \\ &= -\frac{Q_s}{C_{ox}} + \phi_s \end{aligned}$$

$$\frac{dV_g}{d(-Q_s)} = \frac{1}{C_{ox}} + \frac{d\phi_s}{d(-Q_s)}$$



$$\frac{1}{C_{net}} = \frac{1}{C_{ox}} + \frac{1}{C_{si}}$$

Accumulation : $\frac{1}{C_{net}} \approx \frac{1}{C_{ox}}$


↳ Oxide - semiconductor interface acts as "metal" plate due to accumulation of holes.

Flat band: $\frac{1}{C_{net}} = \frac{1}{C_{ox}} + \frac{L_D}{\epsilon_{si}}$

Depletion : $\frac{1}{C_{net}} = \frac{1}{C_{ox}} + \underbrace{\frac{W_{dep}}{\epsilon_{si}}}_{C_{dep}}$

C_{dep} would be smallest when

$W_{dep} \rightarrow W_{D,max}$



$$\frac{1}{C_{FB}} = \frac{1}{C_{ox}} + \frac{L_D}{\epsilon_{si}}$$

$$\frac{1}{C_{mn}} = \frac{1}{C_{ox}} + \frac{1}{C_{dep}}$$


$$\frac{1}{C_{acc}} = \frac{1}{C_{ox}} + \frac{1}{C_{mob}}$$

C_{si} is very large $\rightarrow C_{acc} \approx C_{ox}$

$$\frac{1}{C_{inv}} = \frac{1}{C_{ox}} + \frac{1}{C_{mob}}$$

C_{si} is very large $\rightarrow C_{inv} \approx C_{ox}$

Equivalent Circuit



C_{mob} is the capacitance due to the presence of mobile carriers (in accumulation & inversion)


\rightarrow We have assumed that the carriers are able to respond to the change in bias

$$\text{Recall : } C = \frac{\Delta Q}{\Delta V}$$

But what if the carriers are not able to respond (i.e. generate/recombine)

Why is this important

→ What is the source of the carriers (Generation near the oxide-semiconductor interface)



→ Note that the majority carriers are able to respond to the high frequency.

→ The minority carriers respond on the timescale of generation time (for silicon $\sim 10^{-7} - 10^{-6}$ s)


→ Majority carriers respond on the timescale of dielectric relaxation time ($\tau_D = \epsilon \epsilon_0$)

Non ideal MOSFET

- $E_{Fm} \neq E_{Fs}$
- Presence of oxide charges
- Traps [We will not discuss it as a part of this course]

Case 1 $E_{Fm} < E_{Fs}$ $\phi_{ms} < 0$

$$q\phi_m - q\phi_s < 0$$



$$\phi_m - \phi_s = \phi_{ms} < 0$$


$V_g = 0$ the device is already in depletion

$$V_{th} - \phi_{ms} = 2\phi_B - \frac{Q_{dep}}{C_{ox}}$$

$$V_{th} = 2\phi_B - \frac{Q_{dep}}{C_{ox}} + \phi_{ms}$$

Case 2

$$E_{Fm} > E_{FS}$$




Here we see that the bands are bending as if the device is in accumulation at $V_g = 0$ so we have to apply an additional bias ϕ_{ms} on gate to get it into flat band

$$V_{th} - \phi_{ms} = 2\phi_B - Q_D/C_{ox}$$

$$V_{th} = 2\phi_B - Q_D/C_{ox} + \phi_{ms}$$

Case 3 : Charges at the oxide semiconductor interface

$$\phi_m = \phi_s$$



$$V_m = \phi_{ms} - \frac{Q_{ox}}{C_{ox}}$$

$$V_m - \frac{Q_g}{C_{ox}} = \phi_{ms} - \frac{Q_D}{C_{ox}}$$

$$Q_g = -Q_{ox}$$

$$V_m = \phi_{ms} - \frac{Q_D}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

Impact of nonidealities

$$V_m = \phi_{ms} - \frac{Q_D}{C_{ox}} - \underbrace{\frac{Q_{ox}}{C_{ox}}}_{V_{fb}} + \phi_{ms}$$



The threshold voltage shifts by

$$-\frac{Q_{ox}}{C_{ox}} + \phi_{ms} \equiv V_{FB}$$

What does it mean for $Q - \phi_s$ relationship
• NOTHING \rightarrow WHY

$Q - V_g$ & $\phi_s - V_g$ they will shift
to the right (if $V_{FB} < 0$) or left (if $V_{FB} > 0$)

$C - V_g$ curve



In general the oxide charges need not lie at the oxide-semiconductor interface but are distributed through out the oxide

(NOT PART OF THE COURSE)

↳ A more general expression to the shift in the threshold voltage can then be calculated (Refer: Fundamentals of modern VLSI Devices)

