


Mos Capacitor




M

O

S

(n-type / p-type)

M - O - S




p-type

(n-MOS)

\hookrightarrow n-type

(p-MOS)

E_{Fm}




metal

oxide

p-type


Assumption : $E_{Fm} = E_{Fs}$
↳ ideal

$V_g = 0$ Flat band condition




No electric field
No charges


$V_g < 0$ Accumulation




holes get accumulated at the oxide semiconductor interface



$V_g > 0$ & small Depletion region



$$V_g > 0$$




$\phi_s \rightarrow$ Surface potential (bending downward is $+V_C$)

$$V_{app} = V_{ox} + \phi_s$$

drop across oxide

drop across semiconductor



$$Q_S = -[Q_{Dep} + Q_{Inv}]$$

$$\Phi_S = 2 \Phi_B \quad n(x=0) = N_A$$

\rightarrow Threshold voltage definition
 i.e. the surface has inverted
 \rightarrow become p-type

$Q_{Inv} \rightarrow$ due to mobile electrons at the interface.

How does the charge in the semiconductor vary as a function of gate bias?

$$\begin{aligned} \Phi_S = & \pm \frac{\sqrt{2 k_B T}}{L_D q} \left[\left(\exp\left(-\frac{\Phi_S}{V_T}\right) + \frac{\Phi_S}{V_T} - 1 \right) \right. \\ & \left. + \frac{n_0}{p_0} \left(\exp\left(+\frac{\Phi_S}{V_T}\right) - \frac{\Phi_S}{V_T} - 1 \right) \right]^{1/2} \end{aligned}$$

+ V_G → Accumulation

- V_G → Depletion / Inversion.

L_D → Debye length

$$P_0 = N_A \quad n_0 = \frac{n_i^2}{N_A}$$

Accumulation $\rightarrow \phi_s < 0 \rightarrow \exp\left[-\phi_s/\sqrt{T}\right]$

will dominate.


$$Q_s \propto \exp\left[-\frac{\phi_s}{2\sqrt{T}}\right]$$

Depletion $- \phi_s > 0$ but not large enough to overcome $\frac{n_0}{P_0}$ term

thus $Q_s \propto \sqrt{\phi_s}$

Inversion $\rightarrow \phi_s \gg 0 \quad \& \quad \exp\left[\frac{\phi_s}{\sqrt{T}}\right]$ can compensate for n_0/P_0 term

$$Q_s \propto \exp\left[\frac{\phi_s}{2\sqrt{T}}\right]$$



After strong inversion \rightarrow further increase in gate bias leads to mainly increase in mobile carriers $\nmid \underline{\text{NOT}}$ in depletion charges

WHY ??

The depletion region width gets "pinned" to w_D at $\phi_S = 2\phi_B$

$$w_D = \sqrt{\frac{2\epsilon_{Si} \phi_S}{q N_A}} \quad w_{D,max} = w_D(\phi_S = 2\phi_B)$$

$$\phi_D = -q N_A \quad w_D = -\sqrt{2\epsilon_s q N_A \phi_S}$$

due to exponential increase in mobile carriers with $\phi_S \rightarrow$ the surface potential gets also "pinned" to $2\phi_B$


Relationship between V_g , ϕ_S & ϕ_s

$$V_g = V_{ox} + \phi_S$$


$$= \frac{Q_s}{C_{ox}} + \phi_S$$

$$= -\frac{Q_s}{C_{ox}} + \phi_S - \Theta$$

Numerically we can solve ① along with $Q_S - \phi_S$ to eliminate ϕ_S to get a relationship between Q_S & V_g




We can also use a similar process to write a relationship between V_g & ϕ_S



Mos Capacitance.

$$\begin{aligned} V_g &= V_{ox} + \phi_S \\ &= -\frac{Q_S}{C_{ox}} + \phi_S \end{aligned}$$

$$\frac{dV_g}{d(-Q_S)} = \frac{1}{C_{ox}} + \frac{d\phi_S}{d(-Q_S)}$$



$$\frac{1}{C_{\text{net}}} = \frac{1}{C_{\text{ox}}} + \frac{1}{C_{\text{Si}}}$$

Accumulation : $\frac{1}{C_{\text{net}}} \approx \frac{1}{C_{\text{ox}}}$

↳ Oxide - semiconductor interface acts as "metal" plate due to accumulation of holes.


Fict bnd. $\frac{1}{C_{\text{net}}} = \frac{1}{C_{\text{ox}}} + \frac{L_D}{\epsilon_{\text{Si}}}$

Depletion : $\frac{1}{C_{\text{net}}} = \frac{1}{C_{\text{ox}}} + \frac{W_{\text{dep}}}{\epsilon_{\text{Si}}}$

$\underbrace{W_{\text{dep}}}_{\text{Dep}}$

C_{Dep} would be smallest when

$$W_{\text{dep}} \rightarrow W_{\text{D,max}}$$



$$\frac{1}{C_{\text{FB}}} = \frac{1}{C_{\text{ox}}} + \frac{L_D}{\epsilon_{\text{Si}}}$$

$$\frac{1}{C_{mn}} = \frac{1}{C_{ox}} + \frac{1}{C_{dep}}$$


$$\frac{1}{C_{acc}} = \frac{1}{C_{ox}} + \frac{1}{C_{mob}}$$

C_{ss} is very large $\rightarrow C_{acc} \approx C_{ox}$

$$\frac{1}{C_{inv}} = \frac{1}{C_{ox}} + \frac{1}{C_{mob}}$$

C_{ss} is very large $\rightarrow C_{inv} \approx C_{ox}$

Equivalent Circuit



C_{mob} is the capacitance due to the presence of mobile carriers (in accumulation & inversion)


\rightarrow We have assumed that the carriers are able to respond to the change in bias

$$\text{Recall: } C = \frac{\Delta Q}{\Delta V}$$

But what if the carriers are not able to respond (i.e. generate/recombine)

Why is this important

↳ What is the source of the carriers (Generation near the oxide-semiconductor interface)



- Note that the majority carriers are able to respond to the high frequency.
- The minority carriers respond on the timescale of generation time (for silicon $\sim 10^{-7} - 10^{-8}$ s)
- Majority carriers respond on the timescale of dielectric relaxation time ($\tau_D = \rho G$)

Non ideal MOSFET


$$\rightarrow E_{Fm} \neq E_{Fs}$$

\rightarrow Presence of oxide charges

\rightarrow Traps [We will not discuss it as a part of this course]

Case 1 $E_{Fm} < E_{Fs}$ $\Phi_{ms} < 0$

$$q\phi_m - q\phi_s < 0$$



$$\phi_m - \phi_s = \Phi_{ms} < 0$$


$V_g = 0$ the device is already in depletion

$$V_{th} - \Phi_{ms} = 2\phi_B - \frac{Q_{Dsp}}{C_{ox}}$$

$$V_{th} = 2\phi_B - \frac{Q_{Dsp}}{C_{ox}} + \Phi_{ms}$$

Case 2

$$E_{Fm} > E_{FS}$$



$$\Phi_{ms} > 0$$

Here we see that the bands are bending as if the device is in accumulation at $V_g = 0$


So we have to apply an additional bias Φ_{ms} on gate to get it into flat band

$$V_m - \Phi_{ms} = 2\phi_B - Q_s/C_{ox}$$

$$V_m = 2\phi_B - Q_s/C_{ox} + \Phi_{ms}$$

Case 3 : Charges at the oxide semiconductor interface

$$\phi_m = \phi_s$$



$$V_m = \phi_{ms} - \frac{Q_0}{C_{ox}}$$

$$V_m - \frac{Q_s}{C_{ox}} = \phi_{ms} - \frac{Q_0}{C_{ox}}$$

$$Q_s = -Q_{ox}$$

$$V_m = \phi_{ms} - \frac{Q_0}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

Impact of nonidealities

$$V_m = \phi_{ms} - \frac{Q_0}{C_{ox}} - \frac{Q_{ox}}{C_{ox}} + \phi_{ms}$$

$\underbrace{\qquad\qquad\qquad}_{V_{fb}}$

The threshold voltage shifts by


$$-\frac{Q_{ox}}{C_{ox}} + \Phi_{ms} \equiv V_{FB}$$

What does it mean for $Q - \Phi_s$ relationship?


- NOTHING → WHY

$Q - V_g \propto \Phi_s - V_g$ they will shift
to the right (if $V_{FB} < 0$) or left (if $V_{FB} > 0$)

$C - V_g$ curve



$$V_{FB} = 0$$



$$V_{FB} > 0$$

In general the oxide charges need not lie at the oxide - semiconductor interface but are distributed throughout the oxide

(NOT PART OF THE COURSE)

↳ A more general expression to the shift in the threshold voltage can then be calculated (Refer : Fundamentals of modern VLSI Devices)

