




MOSFET




ASSUMPTIONS IN THE FOLLOWING ANALYSIS

- (1) GRADUAL CHANNEL APPROXIMATION [$\bar{\epsilon}_x \gg \bar{\epsilon}_y$]
- (2) Charge sheet approximation [inversion charge exist only at the oxide-semiconductor interface]

Lateral Band diagram [SOURCE - CHANNEL]



$$V_{G2} < V_{G1} < V_{G3}$$



ON-state I-V characteristics [current flow]

$$Q_{inv} = C_{ox} [V_{GS} - V_T - V(s)] \text{ mechanism - drift}$$

$$I = q Q_{inv} \mu \epsilon$$


$\omega \rightarrow$ width of MOSFET

$$= \omega q \mu C_{ox} [V_{GS} - V_t - V(y)] \frac{dV}{dx}$$

$$\int_0^L I dy = \int_0^{V_{DS}} q \mu C_{ox} [V_{GS} - V_t - V(y)] dV$$


$$I_L = q \mu C_{ox} \omega \left[(V_{GS} - V_t) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$I_{DS} = q \mu_n C_{ox} \frac{\omega}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] *$$



$$I_{DS} \propto (V_{GS} - V_T) V_{DS}$$

(linear regime)



Pinch off point
($Q_{inv} \approx 0$)

more covered form of eq.

$$I_D = \mu C_o \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{m}{2} V_{DS}^2 \right]$$

$$m = 1 + \frac{C_D}{C_{ox}}$$

$C_D \rightarrow$ depletion capacitance

$C_{ox} \rightarrow$ Oxide capacitance


$$\epsilon_{ox}/t_{ox}$$


Saturation occurs (max of I_{DS}) when

$$V_{DS} = \frac{V_{GS} - V_T}{m}$$

$$I_{DS}^{(sat)} = \mu C_o \frac{W}{L} \frac{(V_{GS} - V_T)^2}{2m}$$

Transfer Characteristics





OFF state characteristics (low VDS)

Current flow mechanism Diffusion

$$I_{DS} \propto \frac{n(0) - n(L)}{L}$$

$$n(0) = n_{po} \exp\left[\frac{\Psi_s}{V_T}\right] \quad V_T = \frac{k_B T}{q}$$

$$n(L) = n(0) \exp\left[-\frac{V_{DS}}{V_T}\right] \quad \begin{matrix} \Psi_s \text{ surface} \\ \rho \text{ potential.} \end{matrix}$$

$$I_{DS} \propto n_{po} \exp\left[\frac{\Psi_s}{V_T}\right] \left[1 - \exp\left[-\frac{V_{DS}}{V_T}\right]\right]$$

V_{DS} is larger than $k_B T / k$ $\exp\left[-\frac{V_{DS}}{V_T}\right] \approx 0$


$$I_{DS} \propto \exp\left[\frac{\Psi_s}{V_T}\right]$$

$$\log(I_{DS}) \propto \frac{\psi_s}{V_T} \log(e) \propto \frac{\psi_s}{V_T \ln(10)}$$

$$\frac{\partial \log(I_{DS})}{\partial V_{GS}} = \text{slope} = \frac{1}{SS} = \frac{1}{V_T \ln(10)} \frac{\partial \psi_s}{\partial V_{GS}}$$

$$SS = \frac{\partial V_{GS}}{\partial \log(I_{DS})} = V_T \ln(10) \left(\frac{\partial \psi_s}{\partial V_{GS}} \right)$$

$$m = 1 + \frac{C_D}{C_{ox}}$$



$$m = \frac{\Delta V_G}{\Delta \psi_s} \Rightarrow \Delta V_G = \left(1 + \frac{C_D}{C_{ox}}\right) \Delta \psi_s$$

Interpretation of body factor m

$$SS = V_T \ln(10) \left[1 + \frac{C_D}{C_{ox}} \right]$$

$$60 \left[1 + \frac{C_D}{C_{ox}} \right] \text{ mV/dec}$$

$m > 1$

$SS \rightarrow$ amount of change in the gate bias that is required to change the drain current by a factor of 10 [decade] $SS = \frac{\Delta V_{GS}}{\Delta \log(I_{DS})}$


$$\min[SS] \rightarrow 60 \text{ mV/dec} \quad [\text{when } C_D \ll C_o]$$

With traps at the interface

$$SS = 1 + \frac{C_D + C_t}{C_{ox}}$$

presence of interface traps increases the subthreshold swing

(Part of the channel charge is trapped in the interface traps)




— X — X —

In the earlier ON state analysis we had assumed constant mobility (effective mobility)

$$\mu = \frac{\int n(x) \mu(x) dx}{\int n(x) dx}$$

In practical devices there is degradation in the mobility due to multiple reasons. Two important ones are (1) Due to lateral electric field ϵ_y



$$\mu^{HF} = \frac{\mu^{LF}}{1 + \left(\frac{\epsilon_y}{\epsilon_c''}\right)^{\alpha}}$$

(2) Normal electric field $\bar{\epsilon}_x$

large $\bar{\epsilon}_x$ pulls the carrier closer to the interface (oxide - semiconductor) which makes their movement along 'y' difficult

→ think in terms of Friction


$$\mu^{N, HF} = \frac{\mu^{HF}}{1 + \left(\frac{\epsilon_x}{\epsilon_c'}\right)^{\beta}}$$

$\epsilon_c'' \{ \epsilon_c'$ are the critical electric fields along y { x respectively. These are treated as fitting parameters.



Scaling of MOSFET channel length increases the second order effects (also called as short channel effects, SCE)

DRAIN bias also starts to affect the switchings on & off of the device in short channel devices



To mitigate SCE, increase the gate coupling i.e. reduce t_{ox} , increase ϵ_{ox} (high-x gate oxide). Finally limited by the gate current.

Ultimately increase the number of gates

- ↳ Double gate
- ↳ FinFET

Other historical effects

- use of III-V semiconductors
- materials like Graphene / CNTs etc

Another way to improve the gate control is to reduce the channel thickness i.e. going from bulk planar transistor to SOI to DG

