

The diagram illustrates the DAC system architecture. It begins with a 1MHz prescaler and a 50MHz clock. The prescaler output is fed into a prescaler adjust block, which also receives input from a counter updn 8bit block. The prescaler adjust block outputs to a counter up 10bit block, which then feeds into a memory block. The memory block outputs to a DS DAC block, which also receives input from a compare block. The DS DAC block outputs to a PWM DAC block. A timing diagram at the bottom shows a green sine wave and a blue sawtooth wave.

Projekt
DSM DAC
ANM
v00, 25.11.2017

