

Assignment 05

Projektzusammenfassung

EMBEDDED SYSTEMS 3

FACHHOCHSCHULE VORARLBERG
MASTER MECHATRONICS

Eingereicht bei

Dr. Andrè Mitterbacher

Vorgelegt von

ROMAN PASSLER

DORNBIRN, 25.01.2018

Inhaltsverzeichnis

Abbildungsverzeichnis						
Ta	Tabellenverzeichnis					
Li	Listings					
1	DA	C C	1			
	1.1	Einleitung	1			
	1.2	Top-Level Design	2			
	1.3	Toplevel Simulation	2			
	1.4	Bench Verifikation	7			

Abbildungsverzeichnis

1.1	Top-Level Design	2
1.2	Top-Level Design	2
1.3	Sinus Verifikation in der Simulation	7
1.4	Tiefpass erster Ordnung	8
1.5	Sinus Verifikation	8
1.6	Sägezahn Verifikation	9
1.7	Dreieck Verifikation	9
1.8	Rechteck Verifikation	10

Tabellenverzeichnis

Listings

1.1	Coplevel Design	2
	Testbench	

1 DAC

1.1 Einleitung

Um die entwickelte Logik in ein reales System einzubetten, müssen einige Aufgaben erledigt werden:

- ullet Geräteauswahl
- Pinbelegung
- Fertige Module (IP) hinzufügen
- Toplevel-Routing
- ullet Top-Level-Simulation
- Synthese des Projekts in die Zielhardware
- Banküberprüfung
- Validierung (wenn möglich)

1.2 Top-Level Design




Abbildung 1.1: Top-Level Design Quelle: eigene Ausarbeitung




Abbildung 1.2: Top-Level Design Quelle: eigene Ausarbeitung

1.3 Toplevel Simulation

```
CLOCK_125_p,
         input
                   logic
13
         input
                                                 CLOCK 50 B5B,
                   logic
14
                                                 CLOCK 50 B6A,
         input
                   logic
15
                   logic
                                                 CLOCK 50 B7A,
16
         input
         input
                   logic
                                                 CLOCK 50 B8A,
17
18
         /////// LED ///////
19
                                                 LEDG,
20
         output
                  logic
                                   7:0
         output logic
                                   9:0
                                                LEDR,
21
22
         /////// KEY ///////
23
                                                 CPU RESET n,
         input
                   logic
24
         input
                  logic
                                   [3:0]
                                                KEY,
25
26
         ///////// SW ////////
27
                                                SW,
         input
                  logic
28
29
         //////// SEG7 ////////
output logic [6:0]
30
                                                 HEX0,
31
         output logic
                                   6:0
                                                 HEX1,
32
33
         //////// Uart to USB ///////
34
                                                 UART RX,
         input
                  logic
35
                                                UART_TX,
         output logic
36
37
         //////// GPIO, GPIO connect to GPIO Default ////////
38
         output logic
                                 [35:0]
                                                 GPIO
39
    );
40
41
42
43
44
        REG/WIRE declarations
45
46
47
         logic
                                                           rst_n;
48
49
         logic
                                                           clk50m;
50
         logic
                                                           ds bitstream;
                                                           \begin{array}{c} \operatorname{count}_{-} \operatorname{up}; \\ \operatorname{count}_{-} \operatorname{low}; \end{array}
51
         logic
52
         logic
                                                           count_en;
53
         logic
                                                           {\tt cnt\_8bit}\;;
                                                 [7:0]
         logic
54
         logic
                                                           en50m_1m;
55
         \log i\, c
                                                           {\tt cnt\_zero}\,;
56
         logic
                                                 [9:0]
                                                           cnt 10bit;
57
                                                 [15:0]
                                                           analogue\_sin;\\
58
         logic
59
60
         Structural coding
61
62
63
64
    // --- Map outputs ---
65
         assign\ UART\_TX
                                 = 1'b0;
66
                                 = \{8\{ds\_bitstream\}\};
         assign LEDG
67
                                    0;
         assign LEDR[9:0]
68
                                 = '0;
         assign GPIO 35:1
69
         assign GPIO [0]
                                 = ds bitstream;
70
71
72
    // --- Map inputs ----
73
```

```
= CPU RESET n;
74
          assign
                                                  rst_n
                                                  clk50m
                                                                 = CLOCK 50 B5B;
75
          assign
          assign
                                                                 = count_low || count_up
                                                  count\_en
76
77

    Modules –

78
79
    prescale_50m_1m u0_prescale_50m_1m(
80
81
                    . rst_n,
82
                    . clk50m,
                    .en50m_1m(en50m_1m)
83
    );
84
85
    {\tt debounce}\ {\tt u0\_debounce}(
86
                    .rst n,
87
                    . clk50m
88
                    . \operatorname{sw}(\operatorname{KEY}[0]),
89
90
                    .sw hi(),
                    .sw_lo(count_low),
91
                    .sw_dbnc()
92
    );
93
94
    debounce u1_debounce(
95
                    .rst n,
96
                    .clk50m,
97
                    .sw(KEY[1]),
98
                    .sw_hi(),
99
                    .sw lo(count up),
100
101
                    .sw_dbnc()
102
    );
103
    counter_updn #(.WIDTH (8)) u0_counter_updn(
104
                    .\operatorname{rst}_{n} ,
                    .clk50m,
106
                    .en(count_en),
107
                    .down(count low),
108
109
                    .cnt(cnt_8bit)
    );
110
111
    prescaler_8bit
                        u0_prescaler_8bit(
112
                    .\operatorname{rst}_n ,
113
                    . clk50m,
114
                    . en (en50m_1m),
115
                    .preval(cnt_8bit),
116
                    .cnt(),
117
                    .cnt_zero(cnt_zero)
118
    );
119
120
    counter updn #(.WIDTH (10)) u1 counter updn(
121
122
                    .rst_n,
123
                    . clk50m,
                    . en(cnt_zero),
124
                    . down(1'b0),
125
                    .cnt(cnt_10bit)
126
    );
127
128
    rom_addr16bit u0_rom_addr16bit(
129
                    .address(cnt_10bit),
130
                    . clock (clk50m),
131
132
                    .q(analogue_sin)
133
   |);
```

```
134
    ds_dac_sl u0_ds_dac_sl(
                   . clk (clk50m),
136
                   .\,rst\_n\;,
137
                   .clk en(1'b1),
138
                   .din(analogue_sin),
139
140
                   .ce out(),
                   .dout(ds_bitstream)
141
142
    );
143
    sevenseg u0_sevenseg(
144
                   . bin (cnt_8bit [7:4]),
145
                   . hex(),
146
                   . hexn(HEX1[6:0])
147
    );
148
149
    sevenseg u1_sevenseg(
150
                   . bin (cnt_8bit [3:0]),
151
152
                   . hex(),
                   . hexn(HEX0[6:0])
153
    );
154
155
    endmodule
156
```

Listing 1.1: Toplevel Design

```
1
   Project : DS DAC
2
   Purpose : Toplevel delta sigma DAC
   Author : ANM
   Date
           : 25.11.2017
5
6
   `timescale\ 10\,ns/10\,ns
7
   module \ tb\_toplevel\_c5g\_led\_switch\_7segx2\_gpio\_uart();
8
       // (1) DUT wiring
9
       10
       logic
                                CLOCK 125 p;
11
       logic
                                CLOCK 50 B5B;
12
13
       logic
                                CLOCK 50 B6A;
                                CLOCK_50_B7A;
14
       logic
                                CLOCK_50_B8A;
15
       logic
16
       //////// LED ///////
17
       logic
                     [7:0]
                                LEDG;
18
       logic
                     [9:0]
                                LEDR;
19
20
21
       //////// KEY ///////
                                CPU RESET n;
       logic
22
23
       logic
                     [3:0]
                                KEY;
24
       ///////// SW ////////
25
                     [9:0]
                                SW;
26
       logic
27
       //////// SEG7 ///////
28
       logic
                     [6:0]
                                HEX0;
29
       logic
                    [6:0]
                                HEX1;
30
31
32
       //////// Uart to USB ///////
33
       logic
                                UART RX;
34
       logic
                                UART TX;
35
```

```
//////// GPIO; GPIO connect to GPIO Default ////////
36
                      [35:0]
                                   GPIO;
37
38
39
        // (2) DUT instance
40
        toplevel_c5g_led_switch_7segx2_gpio_uart
                                                           dut(.*);
41
42
        // (3) DUT stimuli
43
        logic run_sim = 1'b1;
44
        int error_cnt = 0;
45
        string action = "init";
46
47
        // --- Clocks and Reset --
48
        initial begin : clk_gen_125m
49
            CLOCK_{125}p = 1'b0;
             while (run_sim) begin
51
                 \#4ns;
52
                 CLOCK 125 p = \text{^{\sim}CLOCK} 125 p;
53
            end
54
55
        end
56
        initial begin : clk_gen_50m
57
            CLOCK 50 \text{ B5B} = 1 \text{'b0};
58
             while (run_sim) begin
59
                 #10ns;
60
                 CLOCK 50 B5B = ^{\sim}CLOCK 50 B5B;
61
62
        end
63
        assign CLOCK_50_B6A = CLOCK_50_B5B;
64
        assign CLOCK_50_B7A = CLOCK_50_B5B;
65
        assign CLOCK_50_B8A = CLOCK_50_B5B;
66
67
        initial begin : rst_gen
68
            CPU\_RESET\_n = 1'b0;
69
            \#99 ns
70
            CPU_RESET_n = 1'b1;
71
72
        end
73
74
        initial begin : load memory
            \ensuremath{\tt fpga/Toplevel\_C5G\_led\_switch\_7segx2\_gpio\_uart/ip/}
                 \underline{mem\_sine\_01.\,txt\,"}\;,\;\;dut.\,u0\_rom\_addr16bit.\,altsyncram\_component\;.
                 m_default.altsyncram_inst.mem_data);
76
        end
77
        // --- Stimulate inputs --
78
79
80
        initial begin
81
                                                          ----");
82
             $display("tb_toplevel_c5g_led_switch_7segx2_gpio_uart_started."
83
             $display("—
84
            KEY = '1;
85
            SW = '0;
86
            UART_RX = '0;
87
            \#1us;
88
             action="Push KEY[0] 300 times";
89
             display("\t%s", action);
90
             repeat (300) begin
91
92
                 @ (negedge CLOCK 50 B5B);
                 KEY[0] = 1'b0;
```

```
\#1us;
94
                   @ (negedge CLOCK_50_B5B);
95
                   KEY[0] = 1'b1;
96
              end
97
98
              #100 us;
99
100
              action="Push KEY[1] 555 times";
101
              $display("\t%s", action);
102
              repeat (555) begin
103
                   @ (negedge CLOCK_50_B5B);
104
                   KEY[1] = 1'b0;
                   \#1us;
106
                   @ (negedge CLOCK 50 B5B);
                   KEY[1] = 1'b1;
108
109
              CPU_RESET_n = 1'b0;
110
              \#99 \,\mathrm{ns}
111
              CPU_RESET_n = 1'b1;
112
              \#2000\,\mathrm{us};
113
114
              run_sim = 1'b0;
115
              $display("—
116
              $display ("tb\_toplevel\_c5g\_led\_switch\_7segx2\_gpio\_uart finished.
117
                  ");
              $display("-
118
         end
119
120
    endmodule
```

Listing 1.2: Testbench




Abbildung 1.3: Sinus Verifikation in der Simulation Quelle: eigene Ausarbeitung

1.4 Bench Verifikation

Der Bitstream wird mit einem Tiefpassfilter erster Ordnung gefiltert Abbildung 1.4.

$$f_g = \frac{1}{2 \cdot \pi \cdot R \cdot C} \tag{1.1}$$

Mit $C = 1 \ nF$ und $R = 10 \ k\Omega$ folgt für f_g

$$f_q = 15,91 \text{ kHz}$$
 (1.2)

Der erzeugte Sinus hat eine Frequenz von $f_{max}=976,56\ Hz$ unter der Annahme, dass der Prescaler eine Frequenz von 10 MHz und der gespeicherte Sinus 1024 Werte für eine Periode hat.

$$f_{max} = \frac{10^6 \ Hz}{1024}$$

$$= 976,56 \ Hz$$
(1.3)

$$= 976, 56 \ Hz$$
 (1.4)




Abbildung 1.4: Tiefpass erster Ordnung Quelle: eigene Ausarbeitung




Abbildung 1.5: Sinus Verifikation Quelle: eigene Ausarbeitung




Abbildung 1.6: Sägezahn Verifikation Quelle: eigene Ausarbeitung




Abbildung 1.7: Dreieck Verifikation Quelle: eigene Ausarbeitung



Abbildung 1.8: Rechteck Verifikation Quelle: eigene Ausarbeitung