#### CHAPTER 6

Programming in Assembly Part 2: Data Manipulation

## **Loading Constants**

#### MOV r<sub>d</sub>, constant

- Works for 0 - 255 and "some" others

#### MVN $r_d$ , constant; $r_d < - \sim constant$

- Effectively doubles the # of constants
- Assembler converts MOV w/neg. const to MVN

#### LDR $r_d$ ,=constant


- An assembler pseudo-op, not an instruction
- Converted to MOV or MVN if possible
- Floo converts to LDP r [nc #imm]

## Load (from memory) Instructions


Load/Store Memory		Operation	Notes
LDR	R <sub>d</sub> , <mem></mem>	$R_d = mem_{32}[address]$	
LDRB	R <sub>d</sub> , <mem></mem>	$R_d = mem_8[address]$	Zero fills
LDRH	R <sub>d</sub> , <mem></mem>	$R_d = mem_{16}[address]$	Zero fills
LDRSB	R <sub>d</sub> , <mem></mem>	R <sub>d</sub> = mem <sub>8</sub> [address]	Sign extends
LDRSH	R <sub>d</sub> , <mem></mem>	$R_{d} = mem_{16}[address]$	Sign extends
LDRD	R <sub>t</sub> ,R <sub>t2</sub> , <mem></mem>	$R_{t2}.R_{t} = mem_{64}[address]$	Addr. Offset must be imm.

These instructions never affect flags in xPSR!


## LDRB: Load Register with (unsigned) Byte




#### **LDRH**: Load Register with (unsigned) Half-Word



#### LDRSB: Load Register with Signed Byte



#### **LDRSH**: Load Register with Signed Half-Word




## Store (to memory) Instructions


Load/Store Memory		Operation	Notes
STR	R <sub>d</sub> , <mem></mem>	R <sub>d</sub> □ mem <sub>32</sub> [address]	
STRB	R <sub>d</sub> , <mem></mem>	R <sub>d</sub> □ mem <sub>8</sub> [address]	
STRH	R <sub>d</sub> , <mem></mem>	R <sub>d</sub> mem <sub>16</sub> [address]	
STRD	R <sub>t</sub> ,R <sub>t2</sub> , <mem></mem>	$R_{t2}.R_{t} = mem_{64}[address]$	Addr. Offset must be imm.


These instructions never affect flags in xPSR!

## **STRB**: <u>St</u>ore <u>Register to Byte</u> (signed or unsigned)



## **STRH**: <u>Store Register to Half-Word</u> (signed or unsigned)





#### variable = constant

Always load the constant into a 32-bit register;

Choose a STR instruction to match destination size.

# variable = variable (same size)

Match both LDR & STR to destination size

## Demotion: small variable = large variable

Match both LDR & STR to destination size (Minimizes potential memory alignment penalties) int16 t x16; int8 t x8; int32 t x32;

```
x8 = (int8 t) x32;
                      LDRB R0,x32; only need 8 bits
                            R0,x8; store lower 8 bits
                      STRB
x16 = (int16 t) x32;
                      □ LDRH R0,x32 ; only need 16 bits
                            R0,x16 ; store lower 16 bits
                      STRH
x8 = (int8 t) x16;
                      LDRB R0,x16; only need 8 bits
                            R0,x8; store lower 8 bits
```

STRB

## Promotion: large unsigned = small unsigned

Match LDR to source and zero-fill; Match STR to destination

```
uint64 t u64;
                        uint32 t u32;
uint16 t u16;
                        uint8 t u8;
u32 = (uint32 t) u8; u8 : LDRB R0,u8 : zero-fill to 32
bits
                        STR R0,u32; save all 32 bits
u32 = (uint32 t) u16;
                        □ LDRH R0,u16; zero-fill to 32
bits
                        STR R0,u32; save all 32 bits
u16 = (uint16 t) u8;

□ LDRB R0,u8 ; zero-fill to 32

bits
                        STRH R0,u16; save lower 16
bits
```

# Promotion: large signed = small signed

Match LDR to source and sign-extend; Match STR to destination

```
int64 t u64;
                           int32 t u32;
int16 t u16;
                           int8 t u8;
s32 = (int32 t) s8;
                                            R0,s8; sign-ext.
                                  LDRSB
8 <sup>1</sup> 32 bits
                                            R0,s32; save all
                                     STR
32 bits
s32 = (int32 t) s16;
                                            R0,s16; sign-ext.
                                  LDRSH
16 <sup>1</sup> 32 bits
                                            R0,s32; save all
                                     STR
32 bits
                                            R0,s8; sign-ext.
s16 = (int16 t) s8;
                                  LDRSB
8 <sup>1</sup> 32 bits
                                     STRH R0.s16: save
```

#### Two Common Mistakes

```
LDR B0,x+5 This addition occurs during
y = x + 5;
            R0,y assembly - NOT when you
                  n the program. Remember:
                value of the symbol "x" in
            R0,x
                      assembly is its address, which
      LDR
            R0,R0,#5 is a constant!
      ADD
      STR
            R0,y
         LDR R0,x
                         This does NOT move x
                      into R0 - it copies the
            R1
      LDR
            R0,R1
                      contents of x into R0.
      MOV
      LDR
            R0,y
      STR
            R0,x
```

## Memory Access Modes

**MOST** IMPORTANT!

- Offset Addressing Mode
   Pre-Indexed Addressing Mode
   Post-Indexed Addressing Mode
   Mode

Used only w/Load/Store Instructions. Restrictions on LDRD & STRD

## Offset Addressing

(The Most Important Memory Access Mode!)


Syntax	Effective Address	Example
<label></label>	PC + imm	result
[ <r<sub>n&gt;,#imm]</r<sub>	R <sub>n</sub> + imm	[r5,#100]
[ <r<sub>n&gt;,<r<sub>m&gt;]</r<sub></r<sub>	R <sub>n</sub> + R <sub>m</sub>	[r4,r5]
[ <r<sub>n&gt;,<r<sub>m&gt;,LSL #<imm>]</imm></r<sub></r<sub>	$R_n + (R_m << imm)$	[r4 r5   SI #3]

STRD

#### Common Mistake

```
int32 t x, y;
y = x+5; LDR B0,x ; syntax doesn't support the
          R1, R0+5]; use of arithmetic operators
                  ; inside the square brackets.
                   ; copy contents of x into R0
         R0,x
     LDR
         R0,R0,#5; R0 = R0 + 5
     ADD
          R0,y ; copy contents of R0 into y
     STR
```

#### Address Calculation



## Using Offset Addressing

```
LDR R0,=0
int32_t *p;
                      R1,p
                LDR
*p = 0;
                STR
                      R0,[R1]
                □ LDR R0,=0
int32 t *p;
                     R1,p
                LDR
...
*(p + 1) = 0; STR
                      R0,[R1,#4]
                        R0,=0
int32 t *p, k;
                <sup>⊔</sup> LDR
                LDR
                      R1,p
---
*(p + k) = 0;
                   LDR R2,k
                      R0,[R1,R2,LSL #2]
                STR
```

#### ADR versus LDR

LDR R0,operand; LDR copies the <u>contents</u> of a memory; operand (i.e., a variable) into a register.

```
<u>C:</u> <u>Assembly:</u> int32_t result, answer; <u>IDR</u> R0,result answer = result; <u>STR</u> R0,answer
```

ADR R0, operand; ADR copies the <u>address</u> of a memory; operand (i.e., a constant) into a register.

```
C: Assembly:

int8_t data, p;

p = \& data; Assembly:


STR R0,p
```

# Using Offset Addressing (Cont'd)

```
int8 t a8[100]; \Box LDR R0,=0
int32_t k32; ADR R1,a8
             LDR R2,k32
a8[k32] = 0;
                STRB R0,[R1,R2]
int16 t a16[100]; \Box LDR R0,=0
             ADR R1,a16
...
a16[5] = 0; STRH R0,[R1,#10]
int32_t a32[100]; | LDR R0,=0
int32 t k32; ADR R1,a32
             LDR R2,k32
a32[k32] = 0; STR R0,[R1,R2,LSL #2]
```

# Subscripting: x16 = a16[k]

```
ADR R1,a16 ; R1 \rightleftharpoons start. adr. of array LDR R2,k ; R2 \rightleftharpoons subscript (k=3) LDRH R0,[R1,R2,LSL #1]; R0 \sqcap a16[k] STRH R0,x16 ; x16 \rightleftharpoons R0
```



## Pre-Indexed Addressing


(Used Infrequently)

Syntax	Effective Address	Example	
[ <r<sub>n&gt;,#imm] !</r<sub>	$R_n = R_n + imm$ $EA = R_n$	[r5,#100] !	
[ <r<sub>n&gt;,<r<sub>m&gt;]!</r<sub></r<sub>	$R_{n} = R_{n} + R_{m}$ $EA = R_{n}$	[r4,r5] !	
[ <r<sub>n&gt;,<r<sub>m&gt;,LSL #<imm>]!</imm></r<sub></r<sub>	$R_n = R_n + (R_m << imm)$ EA = $R_n$	[r4,r5,LSL #3]!	

Not available with LDRD or STRD

## Pre-Indexed Addressing

(Used Infrequently)



## Post-Indexed Addressing


(Used Infrequently)

Syntax	Effective Address	Example
[ <r<sub>n &gt;],#imm</r<sub>	$EA = R_n$ $R_n = R_n + imm$	[r5],#100
[ <r<sub>n &gt;],<r<sub>m&gt;</r<sub></r<sub>	$EA = R_n$ $R_n = R_n + R_m$	[r4],r5
[ <r<sub>n&gt;],<r<sub>m&gt;,LSL #<imm></imm></r<sub></r<sub>	$EA = R_n$ $R_n = R_n + (R_m << imm)$	[r4],r5,LSL #3

Not available with LDRD or STRD

## Post-Indexed Addressing


(Used Infrequently)



## PUSH and POP Instructions

Multiple Load/Store	Operation	{S}	Notes
POP {register list}	Repeat reg = mem[SP]; per reg: SP = SP + 4	n/a	Register list: May not include SP; May include PC or LR, but not both
PUSH {register list}	Repeat SP = SP - 4; per reg: reg = mem[SP]	n/a	Register list may not include SP or PC.
LDMIAR <sub>n</sub> !, <reg. list=""></reg.>	regs $\equiv$ mem[R <sub>n</sub> ]; if !, then R <sub>n</sub> += 4 × #regs	n/a	Same as LDMFD; no R <sub>n</sub> update w/out!
STMIAR <sub>n</sub> !, <reg. list=""></reg.>	regs $\sqsubseteq$ mem[R <sub>n</sub> ]; if !, then R <sub>n</sub> += 4 × #regs	n/a	Same as STMEA; no R <sub>n</sub> update w/out !
LDMDB R <sub>n</sub> !, <reg.< td=""><td>regs <math>\equiv</math> mem[R<sub>n</sub> - 4 × #regs]; if !, then R<sub>n</sub> -= 4 × #regs</td><td>n/a</td><td>Same as LDMEA; no R<sub>n</sub> update w/out !</td></reg.<>	regs $\equiv$ mem[R <sub>n</sub> - 4 × #regs]; if !, then R <sub>n</sub> -= 4 × #regs	n/a	Same as LDMEA; no R <sub>n</sub> update w/out !
STMDB R <sub>n</sub> !, <reg.< td=""><td>regs <sup>□</sup> mem[R<sub>n</sub> - 4 × #regs]; if !, then R<sub>n</sub> -= 4 × #regs</td><td>n/a</td><td>Same as STMFD; no R<sub>n</sub> update w/out!</td></reg.<>	regs <sup>□</sup> mem[R <sub>n</sub> - 4 × #regs]; if !, then R <sub>n</sub> -= 4 × #regs	n/a	Same as STMFD; no R <sub>n</sub> update w/out!

## Stack Operations




Stack grows down (towards lower memory addresses)

## Move/Add/Subtract Instructions

Move / A	Add / Subtract	Operation	{S}	<op></op>	Notes
ADR	R <sub>d</sub> , <label></label>	R <sub>d</sub> = PC + imm	n/a	n/a	
MOV	R <sub>d</sub> , <op></op>	R <sub>d</sub> = <op></op>	NZC		
ADD	$R_d,R_n,$	$R_d = R_n + < op >$	NZCV		
ADD	$R_d$ , $R_n$ , $SP$ , $< op>$	$R_d = R_n + SP + $	NZCV	imm. const. - or- reg{, <shift>}</shift>	
ADC	$R_d,R_n,$	$R_d = R_n + \langle op \rangle + C$	NZCV		
SUB	$R_d,R_n,$	$R_d = R_n - \langle op \rangle$	NZCV		
SUB	R <sub>d</sub> ,SP, <op></op>	$R_d = SP - \langle op \rangle$	NZCV		
SBC	$R_d,R_n,$	$R_{d} = R_{n} - \langle op \rangle + C - 1$	NZCV		
RSB	$R_d,R_n,$	$R_d = \langle op \rangle - R_n$	NZCV		
NEG	$R_d,R_n$	$R_d = -R_n$	n/a		updates NZCV

#### Double-Precision Addition



# Multiply/Divide Instructions

Multiply /	<sup>'</sup> Divide	Operation	{S}	Notes
MUL	$R_d, R_n, R_{dm}$	$R_d = R_n \times R_{dm}$	NZ C	32-bit product; C <sub>=</sub> undefined
MLA	$R_d, R_n, R_m, R_a$	$R_d = R_a + (R_n \times R_m)$	n/a	32-bit product
MLS	$R_d, R_n, R_m, R_a$	$R_{d} = R_{a} - (R_{n} \times R_{m})$	n/a	32-bit product
UMULL	$\boldsymbol{R_{dlo}, R_{dhi}, R_{n}, R_{m}}$	$R_{dhi}R_{dlo} = R_n x R_m$	n/a	Unsigned 64 bit product
UMLAL	$R_{dlo}, R_{dhi}, R_{n}, R_{m}$	$R_{dhi}R_{dlo} = R_{dhi}R_{dlo} + R_{n} \times R_{m}$	n/a	Unsigned 64-bit product
SMULL	$R_{dlo}, R_{dhi}, R_{n}, R_{m}$	$R_{dhi}R_{dlo} = R_n x R_m$	n/a	Signed 64 bit product
SMLAL	$R_{dlo}, R_{dhi}, R_{n}, R_{m}$	$R_{dhi}R_{dlo} = R_{dhi}R_{dlo} + R_n x R_m$	n/a	Signed 64-bit product
UDIV	$R_d, R_n, R_m$	$R_d = R_n \div R_m$	n/a	Unsigned 32-bit quotient; no remainder
SDIV	$R_d, R_n, R_m$	$R_d = R_n \div R_m$	n/a	Signed 32-bit quotient; no remainder

## Remainder (C \_ A % B)

```
LDR R0,A ; R0 <sup>n</sup> dividend (A)

LDR R1,B ; R1 <sup>n</sup> divisor (B)

UDIV R2,R0,R1; R2 <sup>n</sup> quotient (A/B)

MLS R0,R2,R1,R0; R0 <sup>n</sup> A - B×(A/B)

STR R0,C ; C <sup>n</sup> remainder
```

### Bitwise Instructions

Bitwise Instructions	Operation	{S}	<op></op>	Notes
AND R <sub>d</sub> ,R <sub>n</sub> , <op></op>	$R_d = R_n \& $	NZC		
ORR R <sub>d</sub> ,R <sub>n</sub> , <op></op>	$R_d = R_n \mid $	NZC	imm. const.	
EOR R <sub>d</sub> ,R <sub>n</sub> , <op></op>	$R_d = R_n ^{\circ} < op>$	NZC	-or- reg{, <shift>}</shift>	
BIC R <sub>d</sub> ,R <sub>n</sub> , <op></op>	$R_d = R_n \& \sim $	NZC		
ORN R <sub>d</sub> ,R <sub>n</sub> , <op></op>	$R_d = R_n \mid \sim $	NZC		
MVN R <sub>d</sub> ,R <sub>n</sub>	$R_d = \sim R_n$	NZC		

#### Bitwise Instructions

```
uint32_t a, b;
a = b & ~(1 << 4);

wint32_t a;
a &= ~(1 << 4);

LDR R0,b
AND R0,R0,#0xFFFFFEF
STR R0,a

LDR R0,a

LDR R0,a

BICR0,R0,#0x10
STR R0,a
```

## Bitfield Instructions


Bitfield Instructions	Operation	{S}	Notes
BFC R <sub>d</sub> ,#Isb,#width	$R_d$ <bits> <math>= 0</math></bits>	n/a	
BFI $R_d$ , $R_n$ , #Isb, #width	$R_d$ bits> $\equiv R_n$ lsb's>	n/a	
SBFX $R_d$ , $R_n$ , #lsb, #width	$R_d = R_n < bits >$	n/a	Sign extends
UBFX $R_d$ , $R_n$ , #lsb, #width	$R_d = R_n < bits >$	n/a	Zero extends

```
5 4
15
               11 10
                                                    0
                                        secs (÷ 2)
                        mins
      hours
                          6
struct { uint16 t hours:5, mins:6, secs:5; } time;
uint32 t minutes;
minutes = time.mins; LDRH R0,time
                           UBFX R0,R0,#5,#6
                           STR R0, minutes
time.mins = 55;
                           LDRH R0,time
                           LDR R1,=55
                           BFI R0,R1,#5,#6
                           STRH R0,time
```

#### Shift Codes: Any of these may be applied to the register option of "<op>" in Move / Add / Subtract, Compare, and Bitwise Groups.

<shift></shift>	Meaning	Notes
LSL #n	Logical shift left by n bits	Zero fills; 0 ≤ n ≤ 31
LSR #n	Logical shift right by n bits	Zero fills; 1 ≤ n ≤ 32
ASR #n	Arithmetic shift right by n bits	Sign extends; 1 ≤ n ≤ 32
ROR #n	Rotate right by n bits	1 ≤ n ≤ 32
RRX	Rotate right w/C by 1 bit	

## Types of Shift Operations



### Shift Instructions

Shifts	3	Operation	<i>{S}</i>	<op></op>	Notes
ASR	$R_{d}$ , $R_{n}$ < op>	$R_d = R_n >> $	NZC	R <sub>m</sub> –or- imm	Sign extends
LSL	$R_{d}$ , $R_{n}$ < op>	$R_d = R_n << $	NZC	R <sub>m</sub> –or- imm	Zovo fillo
LSR	$R_{d}$ , $R_{n}$ < op>	$R_d = R_n >> $	NZC	R <sub>m</sub> –or- imm	Zero fills
ROR	$R_{d}$ , $R_{n}$ < op>	$R_d = R_n >> $	NZC	R <sub>m</sub> –or- imm	right rotate
RRX	$R_{d}$	$R_d = R_n >> 1$	NZC	n/a	right shift, fill w/C

### Double Precision Left Shift

