Move /	Add / Subtract	Operation	{S}	<op></op>	Notes
MOV	R _d , <op></op>	$R_d \leftarrow \langle op \rangle$	NZC		
ADD	R_d , R_n , $< op >$	$R_d \leftarrow R_n + \langle op \rangle$	NZCV		
ADD	R_d , R_n , SP , $< op >$	$R_d \leftarrow R_n + SP + < op >$	NZCV		
ADC	R_d , R_n , $< op>$	$R_d \leftarrow R_n + \langle op \rangle + C$	NZCV	imm. const.	
SUB	R_d , R_n , $< op>$	$R_d \leftarrow R_n - \langle op \rangle$	NZCV	-or- reg{, <shift>}</shift>	
SUB	R _d ,SP, <op></op>	$R_d \leftarrow SP - $	NZCV	109(, \3111107)	
SBC	R_d , R_n , $< op>$	$R_d \leftarrow R_n - \langle op \rangle + C - 1$	NZCV		
RSB	R_d , R_n , $< op>$	$R_d \leftarrow \langle op \rangle - R_n$	NZCV		
NEG	R_d , R_n	$R_d \leftarrow -R_n$			Always updates: NZCV

Compa	re Instructions	Operation	{S}	<op></op>	Notes
CMP	R _n , <op></op>	R_n - $< op >$	n/a]	Always updates: NZCV
CMN	R _n , <op></op>	$R_n + < op >$	n/a	imm. const.	Always updates: NZCV
TST	R _n , <op></op>	R _n & <op></op>	n/a	-or- reg{, <shift>}</shift>	Always updates: NZC
TEQ	R _n , <op></op>	R _n ^ < op>	n/a	109(,\311110)	Always updates: NZC

Bitwise	e Instructions	Operation	{S}	<op></op>	Notes
AND	R_d , R_n , $< op >$	$R_d \leftarrow R_n \& $	NZC		
ORR	R_d , R_n , $< op >$	$R_d \leftarrow R_n \mid $	NZC	imm. const.	
EOR	R_d , R_n , $<$ op>	$R_d \leftarrow R_n \land $	NZC	-or-	
BIC	R_d , R_n , $<$ op>	$R_d \leftarrow R_n \& \sim $	NZC	reg{, <shift>}</shift>	
ORN	R_d , R_n , $<$ op>	$R_d \leftarrow R_n \mid \sim $	NZC		
MVN	R_d , R_n	$R_d \leftarrow \sim R_n$	NZC		

Bitfield	Instructions	Operation	{S}	Notes
BFC	R _d ,#Isb,#width	R_d bits> $\leftarrow 0$	n/a	
BFI	R_d , R_n , #Isb, #width	R_d bits> $\leftarrow R_n$ lsb's>	n/a	
SBFX	R_d , R_n , #Isb, #width	$R_d \leftarrow R_n < bits >$	n/a	Sign extends
UBFX	R_d , R_n , #Isb, #width	$R_d \leftarrow R_n < bits >$	n/a	Zero extends

Multiply	/ / Divide	Operation	{S}	Notes
MUL	R_d , R_n , R_{dm}	$R_d \leftarrow R_n \times R_{dm}$	NZC	32-bit product; C ← undefined
MLA	R_d , R_n , R_m , R_a	$R_d \leftarrow (R_n \times R_m) + R_a$	n/a	32-bit product
MLS	R_d , R_n , R_m , R_a	$R_d \leftarrow R_a - (R_n \times R_m)$	n/a	32-bit product
UMULL	R_{dlo} , R_{dhi} , R_{n} , R_{m}	$R_{dhi}R_{dlo} \leftarrow R_n \times R_m$	n/a	Unsigned 64-bit product
UMLAL	R_{dlo} , R_{dhi} , R_{n} , R_{m}	$R_{dhi}R_{dlo} \leftarrow R_{dhi}R_{dlo} + R_n \times R_m$	n/a	Olisiglied 04-bit product
SMULL	R_{dlo} , R_{dhi} , R_{n} , R_{m}	$R_{dhi}R_{dlo} \leftarrow R_n \times R_m$	n/a	Signed 64-bit product
SMLAL	R_{dlo} , R_{dhi} , R_{n} , R_{m}	$R_{dhi}R_{dlo} \leftarrow R_{dhi}R_{dlo} + R_n \times R_m$	n/a	Signed 64-bit product
UDIV	R_d , R_n , R_m	$R_d \leftarrow R_n / R_m$	n/a	Unsigned 32-bit quotient; no remainder
SDIV	R_d , R_n , R_m	$R_d \leftarrow R_n / R_m$	n/a	Signed 32-bit quotient; no remainder

Shifts		Operation	{ S }	<op></op>	Notes
ASR	R_d , R_n , $< op >$	$R_d \leftarrow R_n >> $	NZC	R _m -or- imm	Sign extends
LSL	R_d , R_n , $< op >$	$R_d \leftarrow R_n << $	NZC	R _m -or- imm	Zero fills
LSR	R_d , R_n , $< op>$	$R_d \leftarrow R_n >> $	NZC	R _m –or- imm	Zero mis
ROR	R_d , R_n , $< op>$	$R_d \leftarrow R_n >> $	NZC	R _m –or- imm	right rotate
RRX	R_d , R_n	$R_d \leftarrow R_n >> 1$	NZC	n/a	right shift, fill w/C

Revised: 5/17/2013 3:32 PM Page 1 of 3

Bits / Bytes	/ Words	Operation	{S}	Notes
CLZ R _d ,I	R_n	$R_d \leftarrow CountZeroes(R_n)$	n/a	# leading zeroes (0-32)
RBIT R _d ,I	R _n	$R_d \leftarrow RevBits(R_n)$	n/a	Reverses bit order
REV R _d ,I	R _n	$R_d \leftarrow RevByteOrder(R_n)$	n/a	Reverses byte order
REV16 R _d ,I	R_n	$R_d \leftarrow RevHalfWords(R_n)$	n/a	Reverses half words
REVSH R _d ,I	R_n	$R_d \leftarrow RevLoHalf(R_n)$	n/a	Reverses 2 LSbytes, sign extends
SXTB R _d ,I	R_n	$R_d \leftarrow SignedByte(R_n)$	n/a	Sign extends, may pre-rotate R _n
SXTH R _d ,I	R_n	$R_d \leftarrow SignedHalf(R_n)$	n/a	Sign extends, may pre-rotate K _n
UXTB R _d ,I	R _n	$R_d \leftarrow UnsignedByte(R_n)$	n/a	Zoro outondo mou pro rotato D
UXTH R _d ,I	R _n	$R_d \leftarrow UnsignedHalf(R_n)$	n/a	Zero extends, may pre-rotate R _n

Branch Instructions		Operation	{S}	Notes
B{c}	label	PC ← PC + imm	n/a	`c' is an optional condition
BL	label	PC ← PC + imm; LR ← rtn adr	n/a	Subroutine call
BX	R _n	$PC \leftarrow R_n$	n/a	Used as subroutine return when $R_n = LR$
CBZ	R _n ,label	If $R_n=0$, $PC \leftarrow PC + imm$	n/a	Cannot append condition code to CBZ
CBNZ	R _n ,label	If $R_n \neq 0$, PC \leftarrow PC + imm	n/a	Cannot append condition code to CBNZ
$ITc_1c_2c_3$	cond	Each c_i is one of T, E, or <i>empty</i>	n/a	Controls 1-4 instructions in "IT block"

Literal I	Pool Instructions	Operation	{S}	Notes
ADR	R _d ,label	$R_d \leftarrow PC + imm$	n/a	
LDR	R _d ,label	$R_d \leftarrow mem_{32}[PC+imm]$	n/a	
LDRB	R _d ,label	$R_d \leftarrow mem_8[PC+imm]$	n/a	Zero fills bits 318 of R _d
LDRH	R _d ,label	$R_d \leftarrow mem_{16}[PC+imm]$	n/a	Zero fills bits 3116 of R _d
LDRSB	R _d ,label	$R_d \leftarrow mem_8[PC+imm]$	n/a	Sign extends into bits 318 of R _d
LDRSH	R _d ,label	$R_d \leftarrow mem_{16}[PC+imm]$	n/a	Sign extends into bits 3116 of R _d

Load/S	tore Memory	Operation	{S}	<mem></mem>	Notes
LDR	R _d , <mem></mem>	$R_d \leftarrow mem_{32}[address]$	n/a		
LDRB	R _d , <mem></mem>	$R_d \leftarrow mem_8[address]$	n/a		Zero fills
LDRH	R _d , <mem></mem>	$R_d \leftarrow mem_{16}[address]$	n/a		Zero fills
LDRSB	R _d , <mem></mem>	$R_d \leftarrow mem_8[address]$	n/a	See	Sign extends
LDRSH	R _d , <mem></mem>	$R_d \leftarrow mem_{16}[address]$	n/a	Memory	Sign extends
STR	R _d , <mem></mem>	$R_d \rightarrow mem_{32}[address]$	n/a	Access	
STRB	R _d , <mem></mem>	$R_d \rightarrow mem_8[address]$	n/a	Modes	
STRH	R _d , <mem></mem>	$R_d \rightarrow mem_{16}[address]$	n/a		
LDRD	R _t ,R _{t2} , <mem></mem>	$R_{t2}.R_t \leftarrow mem_{64}[address]$	n/a		Addr. Offset must be imm.
STRD	R_{t} , R_{t2} , <mem></mem>	$R_{t2}.R_t \rightarrow mem_{64}[address]$	n/a		Addr. Offset must be imm.

Multiple	e Load/Store	Operation	{S}	Notes
POP	{reg. list}	regs ← mem[SP++]	n/a	Reg. list: Not SP; PC or LR, but not both
PUSH	{reg. list}	regs → mem[SP]	n/a	Reg. list may not include SP or PC.
LDMIA	R _n !, <reg. list=""></reg.>	regs \leftarrow mem[R _n]; if!, then R _n += 4 × #regs	n/a	Same as LDMFD; no R _n update w/out!
STMIA	R _n !, <reg. list=""></reg.>	regs \rightarrow mem[R _n]; if!, then R _n += 4 × #regs	n/a	Same as STMEA; no R _n update w/out!
LDMDB	R _n !, <reg. list=""></reg.>	regs \leftarrow mem[R _n - 4 × #regs]; if!, then R _n -= 4 × #regs	n/a	Same as LDMEA; no R _n update w/out!
STMDB	R _n !, <reg. list=""></reg.>	regs \rightarrow mem[R _n - 4 × #regs]; if !, then R _n -= 4 × #regs	n/a	Same as STMFD; no R _n update w/out!

Revised: 5/17/2013 3:32 PM Page 2 of 3

Condition Codes:

Any one of these may be appended to any instruction mnemonic when used inside an If-Then-Else (IT) block. (E.g., "IT NE followed by ADDNE" would add only if $Z \neq 0$.) Exceptions: CBZ, CBNZ, CMP, CMN, NEG, TST, or TEQ.

Condition Code	Meaning	Requirements
EQ	EQ ual	Z = 1
NE	Not Equal	Z = 0
HS	Unsigned ≥ (" H igher or S ame")	C = 1 (Note: Synonym for "CS")
LO	Unsigned < ("LOwer")	C = 0 (Note: Synonym for "CC")
HI	Unsigned > ("HIgher")	C = 1 && Z = 0
LS	Unsigned ≤ ("Lower or Same")	C = 0 Z = 1
GE	Signed ≥ ("Greater than or Equal")	N = V
LT	Signed < ("Less Than")	N≠V
GT	Signed > ("Greater Than")	Z = 0 && N = V
LE	Signed ≤ ("Less than or Equal")	Z = 1 N ≠ V
CS	Carry Set	C = 1 (Note: Synonym for "HS")
CC	Carry Clear	C = 0 (Note: Synonym for "LO")
MI	MInus/negative	N = 1
PL	PLus/positive or zero (non-negative)	N = 0
VS	oVerflow Set	V = 1
VC	oVerflow Clear	V = 0
AL	ALways (unconditional)	only used with IT instruction

Shift Codes:

Any of these may be applied to the register option of "<op>" in Move / Add / Subtract, Compare, and Bitwise Groups.

<shift></shift>	Meaning	Notes
LSL #n	Logical Shift Left by n bits	Zero fills; $0 \le n \le 31$
LSR #n	Logical Shift Right by n bits	Zero fills; 1 ≤ n ≤ 32
ASR #n	Arithmetic Shift Right by n bits	Sign extends; 1 ≤ n ≤ 32
ROR #n	ROtate Right by n bits	1 ≤ n ≤ 32
RRX	Rotate Right eXtended (with carry) by 1 bit	

Memory Access Modes:

Any of these may be used with Load/Store Memory Instructions.

Exceptions: LDRD and STRD may not use R_m

Memory Access Mode	Syntax	Meaning ("EA" = Effective Address)	Example
	[<r<sub>n>,#imm]</r<sub>	$EA \leftarrow R_n + imm$	[r5,#100]
Offset addressing	$[\langle R_n \rangle, \langle R_m \rangle]$	$EA \leftarrow R_n + R_m$	[r4,r5]
	$[\langle R_n \rangle, \langle R_m \rangle, LSL \#\langle imm \rangle]$	$EA \leftarrow R_n + (R_m << imm)$	[r4,r5,LSL #3]
	[<r<sub>n>,#imm]!</r<sub>	$R_n \leftarrow R_n + imm; EA \leftarrow R_n$	[r5,#100]!
Pre-indexed addressing	$[\langle R_n \rangle, \langle R_m \rangle]!$	$R_n \leftarrow R_n + R_m$; $EA \leftarrow R_n$	[r4,r5]!
	$[\langle R_n \rangle, \langle R_m \rangle, LSL \#\langle imm \rangle]!$	$R_n \leftarrow R_n + (R_m \ll imm); EA \leftarrow R_n$	[r4,r5,LSL #3]!
	[<r<sub>n >],#imm</r<sub>	$EA \leftarrow R_n$; $R_n \leftarrow R_n + imm$	[r5],#100
Post-indexed addressing	$[\langle R_n \rangle], \langle R_m \rangle$	$EA \leftarrow R_n; R_n \leftarrow R_n + R_m$	[r4],r5
	$[\langle R_n \rangle], \langle R_m \rangle, LSL \#\langle imm \rangle$	$EA \leftarrow R_n$; $R_n \leftarrow R_n + (R_m << imm)$	[r4],r5,LSL #3

Notes: 1. This is only a partial list of the most commonly-used Thumb2 instructions.

2. There are magnitude restrictions on immediate constants; see ARM documentation for more information.

Revised: 5/17/2013 3:32 PM Page 3 of 3