

CHAPTER 6

Programming in Assembly Part 2: Data Manipulation

Loading Constants

MOV $r_d, constant$

- Works for 0 - 255 and “some” others

MVN $r_d, constant ; r_d \leftarrow \sim constant$

- Effectively doubles the # of constants
- Assembler converts MOV w/neg. const to MVN

LDR $r_d, =constant$


- An assembler pseudo-op, not an instruction
- Converted to MOV or MVN if possible
- Else converts to LDR $r, [pc, \#imm]$

Load (from memory) Instructions


<i>Load/Store Memory</i>	<i>Operation</i>	<i>Notes</i>
LDR $R_d, <mem>$	$R_d \equiv mem_{32}[address]$	
LDRB $R_d, <mem>$	$R_d \equiv mem_8[address]$	Zero fills
LDRH $R_d, <mem>$	$R_d \equiv mem_{16}[address]$	Zero fills
LDRSB $R_d, <mem>$	$R_d \equiv mem_8[address]$	Sign extends
LDRSH $R_d, <mem>$	$R_d \equiv mem_{16}[address]$	Sign extends
LDRD $R_t, R_{t2}, <mem>$	$R_{t2}.R_t \equiv mem_{64}[address]$	Addr. Offset must be imm.

These instructions never affect flags in xPSR!


LDRB: Load Register with (unsigned) Byte




LDRH: Load Register with (unsigned) Half- Word



LDRSB: Load Register with Signed Byte



LDRSH: Load Register with Signed Half-Word




Store (to memory) Instructions


<i>Load/Store Memory</i>	<i>Operation</i>	<i>Notes</i>
STR $R_d, <mem>$	$R_d \Leftarrow mem_{32}[address]$	
STRB $R_d, <mem>$	$R_d \Leftarrow mem_8[address]$	
STRH $R_d, <mem>$	$R_d \Leftarrow mem_{16}[address]$	
STRD $R_t, R_{t2}, <mem>$	$R_{t2}.R_t \Leftarrow mem_{64}[address]$	Addr. Offset must be imm.


These instructions never affect flags in xPSR!

STRB: Store Register to Byte (*signed or unsigned*)



STRH: Store Register to Half-Word (*signed or unsigned*)





variable \equiv constant

Always load the constant into a 32-bit register;

Choose a STR instruction to match destination size.

int32_t x32 ; \equiv **LDR R0,=0 ; load constant zero**
x32 = 0 ; STR R0,x32 ; store all 32 bits

int16_t x16 ; \equiv **LDR R0,=0 ; load constant zero**
x16 = 0 ; STRH R0,x16 ; store lower 16 bits

int8_t x8 ; \equiv **LDR R0,=0 ; load constant zero**
x8 = 0 ; STRB R0,x8 ; store lower 8 bits

int64_t x64 ; \equiv **LDR R0,=0 ; load constant zero**
x64 = 0 ; STRD R0,R0,x64

variable \equiv variable (same size)

Match both LDR & STR to destination size

int32_t a32, b32 ; \equiv **LDR R0,b32 ;** load 32 bit word
a32 = b32 ; **STR R0,a32 ;** store all 32 bits

int16_t a16, b16 ; \equiv **LDRH R0,b16 ;** only need 16 bits
a16 = b16 ; **STRH R0,a16 ;** store lower 16 bits

int8_t a8, b8 ; \equiv **LDRB R0,b8 ;** only need 8 bits
a8 = b8 ; **STRB R0,a8 ;** store lower 8 bits

int64_t a64, b64 ; \equiv **LDRD R0,R1,b64**
a64 = b64 ; **STRD R0,R1,a64**

Demotion: small variable \equiv large variable

Match both LDR & STR to destination size
(Minimizes potential memory alignment penalties)

```
int32_t x32 ;      int16_t x16 ;      int8_t x8 ;
```

x8 = (int8_t) x32 ; **LDRB R0,x32 ; only need 8 bits**
STRB R0,x8 ; store lower 8 bits

x16 = (int16_t) x32 ; ⇨ LDRH R0,x32 ; only need 16 bits
STRH R0,x16 ; store lower 16 bits

x8 = (int8_t) x16 ; **LDRB R0,x16 ; only need 8 bits**
STRB R0,x8 ; store lower 8 bits

Promotion: large unsigned \equiv small unsigned

Match LDR to source and zero-fill;

Match STR to destination

uint64_t u64 ;
uint16_t u16 ;

uint32_t u32 ;
uint8_t u8 ;

u32 = (uint32_t) u8 ;
bits

\equiv **LDRB R0,u8 ; zero-fill to 32**

STR R0,u32 ; save all 32 bits

u32 = (uint32_t) u16 ;
bits

\equiv **LDRH R0,u16 ; zero-fill to 32**

STR R0,u32 ; save all 32 bits

u16 = (uint16_t) u8 ;
bits

\equiv **LDRB R0,u8 ; zero-fill to 32**

STRH R0,u16 ; save lower 16

bits

Promotion: large signed \equiv small signed

Match LDR to source and sign-extend;
Match STR to destination

int64_t u64 ;
int16_t u16 ;

int32_t u32 ;
int8_t u8 ;

s32 = (int32_t) s8 ;
8 \equiv 32 bits

\equiv **LDRSB** R0,**s8** ; sign-ext.

STR R0,**s32** ; save all

32 bits

s32 = (int32_t) s16 ;
16 \equiv 32 bits

\equiv **LDRSH** R0,**s16** ; sign-ext.

STR R0,**s32** ; save all


32 bits


s16 = (int16_t) s8 ;
8 \equiv 32 bits

\equiv **LDRSB** R0,**s8** ; sign-ext.

STRH R0,**s16** ; save

Two Common Mistakes

$y = x + 5 ;$ ~~LDR R0,x+5~~ This addition occurs during
STR ~~R0,y~~ assembly - NOT when you
run the program. Remember:
 The value of the symbol "x" in
LDR R0,x assembly is its address, which
ADD R0,R0,#5 is a constant!
STR R0,y

$x = y ;$ ~~LDR R0,x~~ This does NOT move x
LDR R1,y into R0 - it copies the
MOV ~~R0,R1~~ contents of x into R0.

LDR R0,y
STR R0,x

Memory Access Modes

**MOST
IMPORTANT!**

- **Offset Addressing Mode**
 - Pre-Indexed Addressing Mode
 - Post-Indexed Addressing Mode
- 

Used only w/Load/Store
Instructions.

Restrictions on LDRD & STRD

Offset Addressing

(The Most Important Memory Access Mode!)

Syntax	Effective Address	Example
<label>	PC + imm	result
[<R _n >,#imm]	R _n + imm	[r5,#100]
[<R _n >,<R _m >]	R _n + R _m	[r4,r5]
[<R _n >,<R _m >,LSL #<imm>]	R _n + (R _m << imm)	[r4,r5,LSL #3]

Special case of $R_n + \text{imm}$, where $R_n = \text{pc}$

Not available with LDRD or STRD

Common Mistake


```
int32_t x, y ;
```

~~`y = x+5 ; LDR R0,x ; syntax doesn't support the
LDR R1,[R0+5] ; use of arithmetic operators
STR R1,y ; inside the square brackets.`~~



```
LDR R0,x ; copy contents of x into R0  
ADD R0,R0,#5 ; R0 ≡ R0 + 5  
STR R0,y ; copy contents of R0 into y
```

Address Calculation



Using Offset Addressing

int32_t *p ;	≡ LDR R0,=0
...	LDR R1,p
*p = 0 ;	STR R0,[R1]

int32_t *p ;	≡ LDR R0,=0
...	LDR R1,p
*(p + 1) = 0 ;	STR R0,[R1,#4]

int32_t *p, k ;	≡ LDR R0,=0
...	LDR R1,p
*(p + k) = 0 ;	LDR R2,k
	STR R0,[R1,R2,LSL #2]


ADR versus LDR

LDR R0,operand ; LDR copies the contents of a memory ; operand (i.e., a variable) into a register.

C:

Assembly:

int32_t result, answer ;
answer = result ;

LDR R0,result

STR R0,answer

ADR R0,operand ; ADR copies the address of a memory ; operand (i.e., a constant) into a register.

C:

Assembly:

int8_t data, p ;
p = &data ;

ADR R0,data

STR R0,p

Using Offset Addressing (Cont'd)


```
int8_t a8[100];  ▯  LDR    R0,=0
int32_t k32;      ADR    R1,a8
...              LDR    R2,k32
a8[k32] = 0;      STRB   R0,[R1,R2]
```

```
int16_t a16[100]; ▯  LDR    R0,=0
...              ADR    R1,a16
a16[5] = 0;      STRH   R0,[R1,#10]
```

```
int32_t a32[100]; ▯  LDR    R0,=0
int32_t k32;      ADR    R1,a32
...              LDR    R2,k32
a32[k32] = 0;     STR    R0,[R1,R2,LSL #2]
```


Subscripting: $x16 = a16[k]$

ADR R1,a16 ; R1 \equiv start. adr. of array
LDR R2,k ; R2 \equiv subscript ($k=3$)
LDRH R0,[R1,R2,LSL #1] ; R0 \leftarrow a16[k]
STRH R0,x16 ; x16 \equiv R0



Pre-Indexed Addressing


(Used Infrequently)

Syntax	Effective Address	Example
$[<R_n>, \#imm] !$	$R_n \equiv R_n + imm$ $EA = R_n$	$[r5, \#100] !$
$[<R_n>, <R_m>] !$	$R_n \equiv R_n + R_m$ $EA = R_n$	$[r4, r5] !$
$[<R_n>, <R_m>, LSL \#<imm>] !$	$R_n \equiv R_n + (R_m \ll imm)$ $EA = R_n$	$[r4, r5, LSL \#3] !$

Not available with LDRD or STRD

Pre-Indexed Addressing

(Used Infrequently)



Post-Indexed Addressing


(Used Infrequently)

Syntax	Effective Address	Example
$[<R_n>], \#imm$	$EA = R_n$ $R_n \equiv R_n + imm$	$[r5], \#100$
$[<R_n>], <R_m>$	$EA = R_n$ $R_n \equiv R_n + R_m$	$[r4], r5$
$[<R_n>], <R_m>, LSL \#<imm>$	$EA = R_n$ $R_n \equiv R_n + (R_m \ll imm)$	$[r4], r5, LSL \#3$

Not available with LDRD or STRD

Post-Indexed Addressing


(Used Infrequently)



PUSH and POP Instructions

<i>Multiple Load/Store</i>	<i>Operation</i>	<i>{S}</i>	<i>Notes</i>
POP {register list}	Repeat per reg: $\begin{cases} \text{reg} \Leftarrow \text{mem}[\text{SP}] ; \\ \text{SP} \Leftarrow \text{SP} + 4 \end{cases}$	n/a	Register list: May not include SP; May include PC or LR, but not both
PUSH {register list}	Repeat per reg: $\begin{cases} \text{SP} \Leftarrow \text{SP} - 4 ; \\ \text{reg} \Leftarrow \text{mem}[\text{SP}] \end{cases}$	n/a	Register list may not include SP or PC.
LDMIAR_n!, <reg. list>	$\text{regs} \Leftarrow \text{mem}[\text{R}_n];$ if !, then $\text{R}_n \Leftarrow \text{R}_n + 4 \times \#\text{regs}$	n/a	Same as LDMFD; no R _n update w/out !
STMIAR_n!, <reg. list>	$\text{regs} \Leftarrow \text{mem}[\text{R}_n];$ if !, then $\text{R}_n \Leftarrow \text{R}_n + 4 \times \#\text{regs}$	n/a	Same as STMEA; no R _n update w/out !
LDMDB R_n!, <reg. list>	$\text{regs} \Leftarrow \text{mem}[\text{R}_n - 4 \times \#\text{regs}];$ if !, then $\text{R}_n \Leftarrow \text{R}_n - 4 \times \#\text{regs}$	n/a	Same as LDMEA; no R _n update w/out !
STMDB R_n!, <reg. list>	$\text{regs} \Leftarrow \text{mem}[\text{R}_n - 4 \times \#\text{regs}];$ if !, then $\text{R}_n \Leftarrow \text{R}_n - 4 \times \#\text{regs}$	n/a	Same as STMFD; no R _n update w/out !

Stack Operations




Stack grows down (towards lower memory addresses) ▢

Move/Add/Subtract Instructions

<i>Move / Add / Subtract</i>	<i>Operation</i>	<i>{S}</i>	<i><op></i>	<i>Notes</i>
ADR $R_d, \text{<label>}$	$R_d \equiv \text{PC} + \text{imm}$	n/a	n/a	
MOV $R_d, \text{<op>}$	$R_d \equiv \text{<op>}$	NZC	imm. const. -or- reg{,<shift>}	
ADD $R_d, R_n, \text{<op>}$	$R_d \equiv R_n + \text{<op>}$	NZCV		
ADD $R_d, R_n, SP, \text{<op>}$	$R_d \equiv R_n + SP + \text{<op>}$	NZCV		
ADC $R_d, R_n, \text{<op>}$	$R_d \equiv R_n + \text{<op>} + C$	NZCV		
SUB $R_d, R_n, \text{<op>}$	$R_d \equiv R_n - \text{<op>}$	NZCV		
SUB $R_d, SP, \text{<op>}$	$R_d \equiv SP - \text{<op>}$	NZCV		
SBC $R_d, R_n, \text{<op>}$	$R_d \equiv R_n - \text{<op>} + C - 1$	NZCV		
RSB $R_d, R_n, \text{<op>}$	$R_d \equiv \text{<op>} - R_n$	NZCV		
NEG R_d, R_n	$R_d \equiv -R_n$	n/a		updates NZCV

Double-Precision Addition



```
LDRD  R0,R1,x  
LDRD  R2,R3,y  
ADDS  R4,R0,R2  
ADC   R5,R1,R3  
STRD  R4,R5,z
```

Multiply/Divide Instructions

<i>Multiply / Divide</i>		<i>Operation</i>	<i>{S}</i>	<i>Notes</i>
MUL	R_d, R_n, R_{dm}	$R_d \equiv R_n \times R_{dm}$	NZ C	32-bit product; C \equiv undefined
MLA	R_d, R_n, R_m, R_a	$R_d \equiv R_a + (R_n \times R_m)$	n/a	32-bit product
MLS	R_d, R_n, R_m, R_a	$R_d \equiv R_a - (R_n \times R_m)$	n/a	
UMULL	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi} R_{dlo} \equiv R_n \times R_m$	n/a	Unsigned 64-bit product
UMLAL	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi} R_{dlo} \equiv R_{dhi} R_{dlo} + R_n \times R_m$	n/a	
SMULL	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi} R_{dlo} \equiv R_n \times R_m$	n/a	Signed 64-bit product
SMLAL	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi} R_{dlo} \equiv R_{dhi} R_{dlo} + R_n \times R_m$	n/a	
UDIV	R_d, R_n, R_m	$R_d \equiv R_n \div R_m$	n/a	Unsigned 32-bit quotient; no remainder
SDIV	R_d, R_n, R_m	$R_d \equiv R_n \div R_m$	n/a	Signed 32-bit quotient; no remainder

Remainder ($C \equiv A \% B$)

LDR R0,A ; R0 \leftarrow dividend (A)

LDR R1,B ; R1 \leftarrow divisor (B)

UDIV R2,R0,R1 ; R2 \leftarrow quotient (A/B)

MLS R0,R2,R1,R0 ; R0 \leftarrow A - B \times (A/B)

STR R0,C ; C \leftarrow remainder

Bitwise Instructions

<i>Bitwise Instructions</i>	<i>Operation</i>	<i>{S}</i>	<i><op></i>	<i>Notes</i>
AND $R_d, R_n, <op>$	$R_d \equiv R_n \& <op>$	NZC	imm. const. -or- reg{,<shift>}	
ORR $R_d, R_n, <op>$	$R_d \equiv R_n \mid <op>$	NZC		
EOR $R_d, R_n, <op>$	$R_d \equiv R_n \wedge <op>$	NZC		
BIC $R_d, R_n, <op>$	$R_d \equiv R_n \& \sim <op>$	NZC		
ORN $R_d, R_n, <op>$	$R_d \equiv R_n \mid \sim <op>$	NZC		
MVN R_d, R_n	$R_d \equiv \sim R_n$	NZC		

Bitwise Instructions

```
uint32_t a, b ;  
a = b & ~(1 << 4) ;
```



```
LDR    R0,b  
AND    R0,R0,#0xFFFFFEF  
STR    R0,a
```


```
uint32_t a ;  
a &= ~(1 << 4) ;
```



```
LDR    R0,a  
BICR0,R0,#0x10  
STR    R0,a
```

Bitfield Instructions

<i>Bitfield Instructions</i>	<i>Operation</i>	<i>{S}</i>	<i>Notes</i>
BFC $R_d, \#lsb, \#width$	$R_d<bits> \equiv 0$	n/a	
BFI $R_d, R_n, \#lsb, \#width$	$R_d<bits> \equiv R_n<lsb's>$	n/a	
SBFX $R_d, R_n, \#lsb, \#width$	$R_d \equiv R_n<bits>$	n/a	Sign extends
UBFX $R_d, R_n, \#lsb, \#width$	$R_d \equiv R_n<bits>$	n/a	Zero extends



```
struct { uint16_t hours:5, mins:6, secs:5; } time ;
uint32_t minutes ;
```

```
minutes = time.mins ;
```

→

```
LDRH  R0,time
UBFX  R0,R0,#5,#6
STR   R0,minutes
```

```
time.mins = 55 ;
```

→



```
LDRH  R0,time
LDR   R1,=55
BFI   R0,R1,#5,#6
STRH  R0,time
```

Shift Codes:

Any of these may be applied to the register option of “<op>” in Move / Add / Subtract, Compare, and Bitwise Groups.

<i><shift></i>	<i>Meaning</i>	<i>Notes</i>
LSL #n	Logical shift left by n bits	Zero fills; $0 \leq n \leq 31$
LSR #n	Logical shift right by n bits	Zero fills; $1 \leq n \leq 32$
ASR #n	Arithmetic shift right by n bits	Sign extends; $1 \leq n \leq 32$
ROR #n	Rotate right by n bits	$1 \leq n \leq 32$
RRX	Rotate right w/C by 1 bit	

Types of Shift Operations



RRX only shifts by 1 bit,
3rd operand omitted

Shift Instructions

<i>Shifts</i>	<i>Operation</i>	<i>{S}</i>	<i><op></i>	<i>Notes</i>
ASR $R_d, R_n, <op>$	$R_d \equiv R_n \gg <op>$	NZC	R_m -or- imm	Sign extends
LSL $R_d, R_n, <op>$	$R_d \equiv R_n \ll <op>$	NZC	R_m -or- imm	Zero fills
LSR $R_d, R_n, <op>$	$R_d \equiv R_n \gg <op>$	NZC	R_m -or- imm	
ROR $R_d, R_n, <op>$	$R_d \equiv R_n \gg <op>$	NZC	R_m -or- imm	right rotate
RRX R_d, R_n	$R_d \equiv R_n \gg 1$	NZC	n/a	right shift, fill w/C

Double Precision Left Shift

