



## CHAPTER 5

### Programming in Assembly Part 1: Computer Organization


# Separate Memory & I/O Busses




# Memory-Mapped Peripherals




# Memory




# Memory (Little Endian Ordering)




# Single Accumulator Architecture



# The Fetch-Execute Cycle



# Instruction Fetch







# The Fetch Phase

1. Memory\_Address\_Bus  $\leftarrow$  Program\_Counter
2. Start Memory Read Operation
3. Increment Program\_Counter
4. Wait for Memory Read to Complete
5. Instruction\_Register  $\leftarrow$  Memory\_Data\_Bus
6. Go to execute phase.


# Execution Phase: Load ACC




# Execution Phase: ADD



# Execution Phase: Store ACC



# Execution Phase: Branch



$$\text{result} \leftarrow \text{op1} + \text{op2}$$

### **Single Accumulator Machine:**

$\text{ACC} \leftarrow \text{MEM}[\text{adrs\_of\_op1}]$   
 $\text{ACC} \leftarrow \text{ACC} + \text{MEM}[\text{adrs\_of\_op2}]$   
 $\text{MEM}[\text{adrs\_of\_result}] \leftarrow \text{ACC}$


### **Register Machine:**

$\text{REG}[r] \leftarrow \text{MEM}[\text{adrs\_of\_op1}]$   
 $\text{REG}[r] \leftarrow \text{REG}[r] + \text{MEM}[\text{adrs\_of\_op2}]$   
 $\text{MEM}[\text{adrs\_of\_result}] \leftarrow \text{REG}[r]$

# The ARM Processor Family

# Three Instruction Sets

- ARM Instruction Set
  - Instructions are 32 bits wide
  - Original RISC (lots of parallelism)
  - “Load/Store” Architecture
- Thumb Instruction Set
  - Subset of ARM instructions, some restrictions
  - Instructions are 16 bits wide (more like CISC)
  - Intended for compilers
  - Less parallelism, longer instruction sequences
  - but total code size is 30% smaller
- Jazelle Instruction Set
  - Java byte codes






# Three Instruction Sets

	ARM	Thumb*	Jazelle
Instruction Size	32 bits	16 bits	8 bits
Core instructions	58	30	> 60% of Java byte codes in hardware; rest in software
Conditional Execution	most	Only branch instructions or in an IT block	N/A
Data processing instructions	Access to barrel shifter and ALU	Separate barrel shifter and ALU instructions	N/A
Program status register	Read/write in privileged mode	No direct access	N/A
Register usage	15 general purpose registers + pc	8 general purpose registers + 7 high registers + pc	N/A


# Code Density vs. Performance



# The ARMv7-M “Cortex-M3” Architecture used in LM3S811

# ARM Cortex-M3 CPU

## Data Bus



# ARM Registers

**ARM  
Mode:  
15  
general  
purpose  
registers**

R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13: Stack Pointer (SP)
R14: Link Register (LR)
R15: Program Counter (PC)




**Thumb  
Mode:**

**8  
general  
purpose  
register  
s**

**7 “high”  
registers**


**r8-R12  
only  
accessible  
with MOV,  
ADD, or  
CMP**

# Processor Status Register (xPSR)




Bits	Name	Description	<b>Most important for application programming</b>
31	N	Negative (or less than)	
30	Z	Zero (or Equal)	
29	C	Carry or Borrow Out	
28	V	Overflow (2's complement)	
27	Q	Sticky Saturation Flag	

# Pipelined Instruction Processing




# Pipelined Instruction Processing






# ARM Cortex-M3 Bus Structure



# ARM Cortex- M3 Memory



# Bit-Banding


- 1 word (**4** bytes) of address space in the bit-band area = 1 bit in the corresponding primary area.
- bit-band alias = **bit-band base** + 128 × **word offset** + **4** × **bit number**
- For example, if bit **3** at address 2000**1000**<sub>16</sub> is to be modified, the bit-band alias is calculated as:

$$\mathbf{22000000}_{16} + 128_{10} \times \mathbf{1000}_{16} + \mathbf{4}_{10} \times \mathbf{3}_{10} = 2208000C_{16}$$


**Address 2208000C allows direct access to only bit 3 of the byte at address 20001000:**

- **Read from 2208000C: All other bits will be 0's**
- **Write to 2208000C: All other data bits are ignored; hardware performs a read-modify-write.**

# ARM Cortex-M3 Bit-Banding



# Assembler Syntax



# Two-Pass Assembler

