STATESEQ. VHD

```
-- State machine for multisegment envelope generator
library ieee;
use i eee. std_logic_1164. all;
package StateType_pkg is
type StateType is (idle, attack, sustain, release);
end StateType_pkg;
library ieee;
use i eee. std_logic_1164. all;
use work. StateType_pkg. all;
package statemachine_pkg is
         component statemachine
         port (
                   clk: in std_logic;
                   reset: in std_logic;
                   gate: in std_logic;
                   settled: in std_logic;
                   envend: in std_logic;
                   hold:in std_logic;
inc: out std_logic;
clear: out std_logic;
                   state: buffer StateType
         end component;
end statemachine_pkg;
library ieee;
use i eee. std_logic_1164. all;
library cypress;
use cypress. std_arith. all;
use cypress.lpmpkg.all;
use work. statemachi ne_pkg. all;
use work. StateType_pkg. all;
entity statemachine is
         port (
                   clk: in std_logic;
                   reset: in std_logic;
                   gate: in std_logic;
                   settled:in std_logic;
envend:in std_logic;
                   hold: in std_logic;
                   inc: out std_logic;
                   clear: out std_logic;
                   state: buffer StateType
end:
architecture statemachine_arch of statemachine is
signal current_state, next_state: StateType;
begi n
         state_clock: process(reset, clk)
         begi n
                   if(reset = '0') then
                            current_state <= idle;</pre>
```

```
STATESEQ. VHD
                   elsif (clk' event and clk = '1') then
                            current_state <= next_state;</pre>
                  end if:
         end process state_clock;
         state_comb: process(current_state, gate, settled, envend, hold)
         begi n
                   case current_state is
                            when idle =>
                                      if(gate = '1') then
                                               next_state <= attack;
inc <= '1';</pre>
                                               clear <= '0';
                                      else
                                               next_state <= idle;</pre>
                                               inc <= '0'
                                               clear <= '0';
                                      end if;
                            when attack =>
                                      if(gate = '0') then
                                               next_state <= idle;</pre>
                                               inc <= '0';
clear <= '1';
                                      elsif (gate = '1') and (settled = '0') and (hold =
'0') then
                                               next_state <= attack;</pre>
                                               inc \ll 0'
                                      clear <= '0';
elsif (gate = '1') and (settled = '1') and (hold =
'0') then
                                               next_state <= attack;</pre>
                                               inc <= '1'
                                      clear <= '0';
elsif (gate = '1') and (hold = '1') then
                                               next_state <= sustain;
                                               inc <= '0'
                                               clear <= '0';
                                      el se
                                               next_state <= attack;</pre>
                                               inc <= '0'
                                               clear <= '0';
                                      end if;
                            when sustain =>
                                      if(gate = '1') then
                                               next_state <= sustain;</pre>
                                               inc <= '0'
                                               clear <= '0';
                                      elsif (gate = '0') and (envend = '1') then
                                               next_state <= idle;</pre>
                                               inc <= '0'
                                      clear <= '1';
elsif (gate = '0') and (envend = '0') then
                                               next_state <= release;</pre>
                                               inc <= '1'
                                               clear <= '0';
                                      else
                                               next_state <= sustain;</pre>
                                               inc \le '0'
                                               clear <= '0':
                                      end if:
                            when release =>
                                      if(settled = '0') then
                                               next_state <= release;
inc <= '0';</pre>
                                              Page 2
```