16-BIT MICROPROCESSOR USING VERILOG

EC-448 Major Project

CONTENTS

- Objective
- Specifications
- Instruction Table
- Blocks developed
- Discussion and test of components
- Test programs
- Limitations
- References

OBJECTIVE

• To design a 16-bit microprocessor (RISC)

• Develop using Xilinx ISE Design Suite and verilog HDL

SPECIFICATIONS

- 16-bit instruction set
- Interface 64k memory
- ALU supports signed binary
- Harvard Architecture
- 8 general purpose registers
- 18 executable instructions

INSTRUCTION TABLE

G. M.	Total of the Miles	T4	1st Cycle		2nd Cycle		T. C	
Sr. No	Instruction Type	Instruction	1st Byte (reg)	2nd Byte (opcode)	2 Bytes (data/addr)		Information	
1	Load / Store operations	LDM	00 to 07	01	Ad	dress	Loads data from memory address to register	
2		LDR	00 to 07 (source)	02	00	00 to 07 (other)	Loads data from source register to other register	
3		LDV	00 to 07	03	D	ata	Loads data to register	
4		STR	00 to 07	04	Address		Stores data from register to memory address	
5	Arithmetic operations	ADR	00	10	00	000	Adds data from reg 0 and reg 1	
6		ADD	00	11	Data		Adds data to accumulator (reg 0)	
7		SBR	00	12	0000		Substracts data in reg 0 from reg 1 (r0 - r1)	
8		SUB	00	13	Data		Substracts data in accumulator (r0) from given data	
9		INC	00	14	00	000	Increments the value of accumulator (r0) by 1	
10		DEC	00	15	00	000	Decrements the value of accumulator (r0) by 1	
11	Logical operations	XOR	00	1f	D	ata	Performs xor operation on accumulator and given data	
12		AND	00	1e	D	ata	Performs and operation on accumulator and given data	
13		OR	00	1d	D	ata	Performs or operation on accumulator and given data	
14		XNOR	00	1c	D	ata	Performs xnor operation on accumulator and given data	
15		NAND	00	1b	D	ata	Performs nand operation on accumulator and given data	
16		NOR	00	1a	D	ata	Performs nor operation on accumulator and given data	
17		INV	00	19	00	000	Performs inverter operation on accumulator	
18	Other operation	NOP	00	00	00	000	Performs no operation	
19		REG	00 to 07	ff	00	000	Loads data of source register on data bus	

BLOCKS DEVELOPED


- ALU
- Instruction Register
- Program Counter
- Memory
- Flag Register
- Decoder
- General Purpose Register
- Top module

ALU

Verilog functions (add, inv, 2's comp)

• 1/0 16-bit SM format


- 2's comp
- 2 modes (A and L)
- Around 15 functions
- Carry look-ahead adder




ALU FUNCTIONS

	Arithmetic functions (Mode 1)	Logic Functions (Mode 0)
0 Addition		0 XOR
1 Substraction		1 AND
2 Increment		2 OR
3 Decrement		3 XNOR
		4 NAND
		5 NOR
		A INV IN1
		B INV IN2
		C IN2
		D IN1
		E LOW
		F HIGH

AU TEST




LU TEST



MEMORY

- Two-dimension array of reg variable
- Read, Write and Idle modes
- "\$readmemb" file io system task
- Control output using Enable pin
- Data I/O using same bus
- Memory containing instruction or machine code


TEST MEMORY




REGISTER

- Positive edge triggered
- Control using Load

腸 reset






INSTRUCTION REGISTER

• 16-bit


4 stage PFU (queue)

 Control using Write Fnahle




InstructionRegister

IR TEST




PROGRAM COUNTER

ProgramCounter




PC TEST



GENERAL PURPOSE REGISTER


- Read, Write, Reg Transfer,
 Idle modes
- 16-bit regiters
- I/O using same data bus
- Src and Dst Addr bus

GeneralPurposeRegister



GeneralPurposeRegister

GPR TEST



FLAG REGISTER

reset

- Controlled by ALU
- Useable by Decoder
- 6 bit

FLAG	Purpose
0	Carry
1	Zero
2	Sign
3	Greater than
4	Equal
5	Parity EC- 448 Major P




FlagRegister

DECODER/ CONTROL UNIT

- Decodes instruction set
- Generates appropriate control signals
- Commands all components
- Significant component

DECODER BLOCK

Decoder



TOP MODULE


- All components are assembled
- Only clock is provided
- Interconnection of buses and wires

TEST 1

0000 00ff

Dnognam	0000
Program :-	01ff
	0000
NOP	02ff
REG R0 // loads data in register 0 to data bus	0000
REG R1 // loads data in register 1 to data bus	0003
REG R2 // loads data in register 2 to data bus	5555
LDV RO, 5555H // loads 5555 in register 0	0004
STR RO, [2222H] // stores data in register 0 to memory location 2222	2222
LDM R1, [2222H] // loads data from memory location 2222 to register 1	0101
NOP	2222
LDR R2, R1 // loads data from register 1 to register 2	0000
NOP	0102
REG R0 // loads data in register 0 to data bus	0002
REG R1 // loads data in register 1 to data bus	0000
REG R3 // loads data in register 1 to data bus	00ff
REG R2 // loads data in register 2 to data bus	0000
NOP	01ff
	0000
	03ff
	0000
	02ff
	0000
	0000
EC- 448 Major Project	24


SIMULATION




TEST 2

Program :-	0000
	0003
NOP LDV R0, 8006H // loads -6 in register 0 (accumulator) LDV R1, 0006H // loads 6 in register 1 ADR // adds reg 1 and reg 0 and stores result in accumulator ADD 0009H // adds 9 to reg 0 and stores in accumulator SBR // subtracts reg 1 from reg 0 SUB 8004 // subtracts -4 from reg 0 INC // increments value in accumulator DEC // decrements value in accumulator REG R0 // loads data in reg 0 (accumulator) to data bus NOP	0003 8006 0103 0006 0010 0000 0011 0009 0012 0000 0013 8004 0014 0000 0015
	0000
	00ff
	0000
	0000

SIMULATION



SIMULATION




TEST 3


Program :-

_	0000
NOP	0003
LDV RO, 3A0FH // loads 3a0f in reg 0 (accumulator)	3A0F
XOR F0F0H // performs xor operation of reg 0 and f0f0	001F
REG R0 // loads data in reg 0 (accumulator) to data bus	FOFO
AND 8888H // performs and operation of reg 0 and 8888	OOFF
REG R0 // loads data in reg 0 (accumulator) to data bus	0000
OR 3030H // performs or operation of reg 0 and 3030	001E
REG R0 // loads data in reg 0 (accumulator) to data bus	8888
NOP	OOFF
	0000
	001D
	3030
	OOFF
	0000
	0000

SIMULATION




SIMULATION




TEST 4

December .	
Program :-	0000
	0003
NOP	ffff
LDV RO, FFFFH // loads ffff to reg 0	001e
AND 000AH // performs and operation with reg 0 and 00a	000a
DEC // decrease the value of reg 0 by 1	0015
REG RO // loads data in reg O (accumulator) to data bus	0000
REG R1 // loads data in reg 1 to data bus	00ff
LDR R1, R0 // loads data from reg 0 to reg 1	0000
LDM R0, [1111H] $//$ loads data from memory location 1111 to reg 0	01ff
SUB // subtracts reg 1 from reg 0	0000
REG R0 // loads data in reg 0 (accumulator) to data bus	0002
REG R1 // loads data in reg 1 to data bus	0001
NOP	0001
	1111
	0012
	0000
	00ff
	0000
	01ff
	0000
	0000

SIMULATION



SIMULATION



LIMITATIONS

- ALU
- Interrupt handling
- I/O Protocols
- Stack memory and register
- Limited memory interface
- Branch Instructions
- Other

REFERENCES

- NPTEL lecture on microprocessor by Prof. Shantanu
- ARM System Developer's Guide book
- Microprocessors and Interfacing book by Douglass Hall
- GeekforGeeks.org
- Ben eater Youtube Channel
- ChipVerify.com

THANK YOU