

RCU RTL DIAGRAM




TIMER CONTROLLER RTL DIAGRAM



RCU STATE DIAGRAM

INPUT LEGEND

 $\begin{array}{lll} start_bit_detected=1 \rightarrow 0 \\ packet_done=1 & \rightarrow 1 \\ framing_error=1 & \rightarrow 2 \\ framing_error=0 & \rightarrow 3 \end{array}$



DEFAULT OUTPUTS

sbc_clear = 0 sbc_enable = 0 load_buffer = 0 enable_timer = 0