# DIGITAL DESIGN LAB 4


DIVYAM PATEL B20EE082

- 1. Write a Program to implement a
- a) BCD Adder Unit
- b) BCD Subtractor Unit

D	ivatio		DCD		
nor	Vatio	п от	K( 1)	$\Delta \alpha$	nor

	Bir	ary S	um			В	CD Su	m		Decimal
K	<i>Z</i> <sub>8</sub>	$Z_4$	Z <sub>2</sub>	<i>Z</i> <sub>1</sub>	C	S <sub>8</sub>	S <sub>4</sub>	S2	S1	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

#### **BCD ADDER**



#### **TESTBENCH**

#### CODE

```
timescale 1ns / 1ps
                                                                 input [3:0] A, B;
                                                                 req C0 = 1'b0;
21
                                                                 output [3:0] S;
22
                                                                 output C;
    module test bcd adder;
                                                            28
     reg [3:0]A, B;
    wire [3:0] S;
                                                                 wire [3:0]X, Z;
    wire C;
                                                                 and (C1, Z[3], Z[2]);
27
                                                                 and (C2, Z[3], Z[1]);
     BCD adder unit F1(A, B, S, C);
                                                                 or (C, C3, C1,C2);
29
                                                                 xor (C5, C, C);
30 D initial
                                                            35
31 □ begin
                                                                 assign X[2] = C;
        A[3:0] = 4'b00000; B = 4'b00000;
                                                                 assign X[1] = C;
         #100 A[3:0] = 4'b1001; B = 4'b1001;
                                                                 assign X[3] = C5;
         #100 A[3:0] = 4'b1000; B = 4'b0011;
                                                                 assign X[0] = C5;
         #100 A[3:0] = 4'b1010; B = 4'b0011;
36 A end
    initial #400 $finish;
                                                            42 A endmodule
38 @ endmodule
```

```
`timescale 1ns / 1ps
22
    module BCD adder unit(A, B, S, C);
     wire C1, C2, C3, C4, C5;
     four bit adder F 1 (A, B, Z, C3);
     four bit adder F_2 (X, Z, S, C4);
```

Name	Value
> <b>W</b> A[3:0]	0
> <b>W</b> B[3:0]	0
> ₩ S[3:0]	0
₩ C	0

Name	Value
> <b>W</b> A[3:0]	9
> <b>W</b> B[3:0]	9
> 😽 S[3:0]	8
₩ C	1

Name	Value
> <b>W</b> A[3:0]	8
> <b>W</b> B[3:0]	2
> <b>W</b> S[3:0]	0
<b>™</b> C	1

Name	Value
> <b>V</b> A[3:0]	4
> <b>W</b> B[3:0]	3
> <b>W</b> S[3:0]	7
₩ C	0

A: 0000, B: 0000, Sum S: 0000 and Carry C: 0 for the BCD adder (i.e. 0 + 0 = 0 0)

A: 1001, B: 1001, Sum S: 1000 and Carry C: 1 for the BCD adder

A: 1000, B: 0010, Sum S: 0000 and Carry C: 1 for the BCD adder (i.e. 9 + 9 = 18) (i.e. 8 + 2 = 10)

A: 0100, B: 0011, Sum S: 0111 and Carry C: 1 for the BCD adder (i.e. 8 + 2 = 10)

#### **BCD SUBTRACTOR**

- Find the 10's complement of a negative number
- Add two numbers using BCD addition
- If carry is not generated find the 10s Complement of the result.





Fig. 3.35 4-bit BCD subtractor using 10's complement method

#### CODE

#### **TESTBENCH**

```
`timescale 1ns / 1ps
21
22
23 - module test bcd subtractor;
24 reg [3:0]A, B;
25 | wire [3:0] S;
    wire C;
27
28 | bcd subtractor unit F1(A, B, S);
29
30 D initial
31 🖯 begin
32 !
      A[3:0] = 4'b00000; B = 4'b00000;
33
       #100 A[3:0] = 4'b1001; B = 4'b1001;
        #100 A[3:0] = 4'b1000; B = 4'b0010;
        #100 A[3:0] = 4'b0100; B = 4'b0011;
36 A end
37 initial #400 $finish;
38 @ endmodule
```

```
timescale 1ns / 1ps
     module tens_complement(A, X);
        input [3:0] A;
        output [3:0] X;
26
        assign X[3] = \sim (A[3]|A[2]) \& \sim (A[1]\&A[0]);
        assign X[2] = A[2]^{(A[1]&A[0])};
        assign X[1] = \sim (A[1]^A[0]);
        assign X[0] = A[0];
30 A endmodule
31
32 
module bcd_subtractor_unit(A,B,S);
        input [3:0] A,B;
33 :
34 i
        output [3:0] S;
        wire [3:0] B_comp, Z, Z_comp;
36 i
        wire C:
37 '
        tens_complement TC1(B,B_comp);
38 !
        BCD adder unit BCDA2(A, B_comp, Z, C);
39
40
        tens complement TC2(Z,Z comp);
        assign S = C?Z:Z comp;
42 A endmodule
```



Name	Value
> ₩ A[3:0]	0000
> <b>W</b> B[3:0]	0000
> <b>W</b> S[3:0]	0000

Name	Value
> <b>W</b> A[3:0]	1001
> 🕨 B[3:0]	1001
> <b>W</b> S[3:0]	0000

Name	Value
> <b>V</b> A[3:0]	1000
> <b>W</b> B[3:0]	0010
> <b>W</b> S[3:0]	0110

Value	
0100	
0011	
0001	
	0100 0011

2. Write a Program to implement a
a) Binary Multiplier (3 bit X 3 bit): Maximum product = 7X7 = 49
use input A = A0, A1, A2
use input B = B0,B1, B2

A 0

			2 A1 2 B1	
		A2B0	A1B0	A0B0
	A2B1	A1B1	A0B1	Χ
A2B2	A1B2	A0B2	X	Χ
2B2+C+C	A2B1+A1B2	A1B1+C+	A0B1+A1B0	AOBO


+A2B2+C+C A0B2+A2B0

A O

Adding A2B0 and A1B1 will give rise to one carry, adding the sum obtained from that, and the carry obtained from adding A1B0 and A0B1 to A0B2 will give rise to another carry. Thus, two carries are generated and are carried over to the addition between A2B1 and A1B2, where two more carries are created similarly.

Hence the resulting circuit will contain nine AND gates, three half adders, and three full adders.

# CIRCUIT DIAGRAM




```
CODE
```

```
module binary to bcd (A, X, Y);
    input [5:0] A;
    output [3:0] X, Y;
    wire [3:0] P, Q, U, V, W;
    wire [2:0] M,N;
    wire 01, 02, C1, Ca, Sa, L, D1, D2, J;
    assign U[3] = A[5] & A[4];
    assign U[2] = \sim A[5] \& A[4];
    assign U[1] = A[5] ^ A[4];
    assign U[0]=1'b0;
   four bit adder FBAa (A[3:0], U, P, C1);
   assign O1 = C1 | (P[3] & (P[2] | P[1]));
    assign V[3] = 1'b0;
    assign V[2] = 01;
    assign V[1] = O1;
    assign V[0] = 1'b0;
   four bit adder FBAb (P, V, Q);
   assign O2 = Q[3] & (Q[2] | Q[1]);
    assign W[3] = 1'b0;
    assign W[2] = 02;
    assign W[1] = 02;
   assign W[0] = 1'b0;
   four bit adder FBAc(Q,W,X);
    assign N[2] = 1'b0;
    assign N[0] = 01 ^ 02;
    assign N[1] = 01 \& 02;
    assign M[0] = A[5] ^ A[4];
    assign J = A[5] & A[4];
   assign M[1] = J ^ A[5];
   assign M[2] = J \& A[5];
    assign Y[0] = N[0] ^ M[0];
    assign D1 = M[0]&N[0];
    full adder FAa (M[1] ,N[1], D1, Y[1], D2);
    full adder FAb (M[2], N[2], D2, Y[2], Y[3]);
endmodule
```

```
module binary_multiplier(A, B, M, N);
    input [2:0]A,B;
    wire [5:0]q;
    wire [9:1]w;
    output [3:0]M, N;
    and (w[1], A[0], B[0]);
    and (w[2],A[1],B[0]);
    and (w[3],A[0],B[1]);
    and (w[4],A[2],B[0]);
    and (w[5],A[1],B[1]);
    and (w[6],A[0],B[2]);
    and (w[7],A[2],B[1]);
    and (w[8],A[1],B[2]);
    and (w[9],A[2],B[2]);
    wire [4:0]c;
    wire [3:0]s;
    assign q[0] = w[1];
    half adder F1(w[2],w[3],q[1],c[0]);
    half adder F2(w[4],w[5],s[0],c[1]);
    full adder F3(s[0],w[6],c[0],q[2],c[2]);
    full adder F4(w[7],w[8],c[1],s[1],c[3]);
    half_adder F5(s[1],c[2],q[3],c[4]);
    full_adder F6(w[9],c[4],c[3],q[4],q[5]);
    binary to bcd BTB(q, M, N);
endmodule
```

### TESTBENCH

```
`timescale 1ns / 1ps
21
22
    module test binary multiplier();
24
    reg [2:0]A,B;
    wire [3:0] tens, ones;
26
    binary multiplier BM1(A, B, tens, ones);
    initial
    begin
      A = 3'd4; B = 3'd7;
30 i
         #10 A = 3'd1; B = 3'd6;
32
        #10 A = 3'd7; B = 3'd2;
33 |
        #10 A = 3'd6; B = 3'd5;
34
        #10 A = 3'd7; B = 3'd7;
35 !
        #10 A = 3'd2; B = 3'd5;
36
         #10 A = 3'd6; B = 3'd4;
37 -
         #10 A = 3'd0; B = 3'd3;
38 !
         #10 A = 3'd5; B = 3'd5;
39
         #10 A = 3'd3; B = 3'd1;
40 🗇
     end
     initial #100 $finish;
    endmodule
```



## **THANK YOU**