
DIGITAL DESIGN LAB 3

DIVYAM PATEL B20EE082

- 1. Modify the Four Bit Adder created in Lab 1 to implement an Adder-Subtractor Unit.
- a) Indicate overflow
- b) Modify the unit to implement a comparator.
- c) Test using the test benches.



CO

ADDER SUBTRACTOR

```
module half_adder(A,B,Sum,Carry);
  input A, B;
  output Sum, Carry;
  assign Sum = A \wedge B;
  assign Carry = A & B;
endmodule
module full_adder(A,B,C,Sum,Carry);
  input A,B,C;
  output Sum, Carry;
  wire Sum1, Carry1, Carry2;
  half_adder H1(A,B,Sum1,Carry1);
  half_adder H2(Sum1,C,Sum,Carry2);
  assign Carry = Carry1 | Carry2;
endmodule
```

```
module adder_subtractor_unit(A,b,S,C0,Carry,V);
  input [3:0] A,b;
  input C0;
  output [3:0]S;
  output Carry,V;
  wire C1,C2,C3;
  wire [3:0]B;
  assign B[0]=b[0] \land C0;
  assign B[1]=b[1]^C0;
  assign B[2]=b[2]^C0;
  assign B[3]=b[3] \land C0;
  full_adder FA1 (A[0],B[0],C0,S[0],C1);
  full_adder FA2(A[1],B[1],C1,S[1],C2);
  full_adder FA3(A[2],B[2],C2,S[2],C3);
  full_adder FA4(A[3],B[3],C3,S[3],Carry);
  assign V = Carry^C3;
endmodule
```

```
module test_adder_subtractor;
reg [3:0] A,B;
reg C0;
wire [3:0]S;
wire Carry, V;
adder_subtractor_unit AS1(A,B,S,C0,Carry,V);
initial
begin
  A = 4'b0000; B = 4'b0000; C0=1'b0;
  #10 A = 4'b0001; B = 4'b0010; C0=1'b0;
  #10 A = 4'b0011; B = 4'b0101; C0=1'b0;
  #10 A = 4'b0101; B = 4'b0111; C0=1'b0;
  #10 A = 4'b0110; B = 4'b1000; C0=1'b0;
  #10 A = 4'b1001; B = 4'b1010; C0=1'b0;
  #10 A = 4'b1010; B = 4'b1011; C0=1'b0;
  #10 A = 4'b1101; B = 4'b1110; C0=1'b0;
  #10 A = 4'b1110; B = 4'b11111; C0=1'b0;
  #10 A = 4'b11111; B = 4'b11111; C0=1'b0;
end
initial #100 $finish;
endmodule
```

Name	Value	0 ns	10 ns	20 ns	30 ns	40 ns	50 ns	60 ns	70 ns	80 ns	90 ns
√ № A[3:0]	1111	0000	0001	0011	0101	0110	1001	1010	1101	1110	1111
₩ [3]	1										
₩ [2]	1										
₩ [1]	1										
₩ [O]	1										
∨ ₩ B[3:0]	1111	0000	0010	0101	0111	1000	1010	1011	1110	1	111
₩ [3]	1										
¼ [2]	1										
₩ [1]	1										
₩ [O]	1										
₩ C0	0										
∨ ⊌ S[3:0]	1110	0000	0011	1000	1100	1110	0011	0101	1011	1101	1110
18 [3]	1										
1₿ [2]	1										
™ [1]	1										
™ [0]	0										
16 Carry	1										
18 V	0										
SIMULATION											
Name	Value	0 ns	10 ns	20 ns	30 ns	40 ns	50 ns	60 ns	70 ns	80 ns	90 ns
> W A[3:0]	1111	0000	0001	0011	0101	0110	1001	1010	1101	1110	1111
> W B[3:0]	1111	0000	0010	0101	0111	1000	1010	1011	1110	1:	111
₩ C0	0										
> W S[3:0]	1110	0000	0011	1000	1100	1110	0011	0101	1011	1101	1110
Carry	1										
18 V	0										

COMPARATOR

```
module
comparator(A,B,C0,A_equal_B,A_less_B,A_greater_B);
  input [3:0] A,B;
  input C0;
  wire [3:0]S;
  wire V, Carry;
  output A_equal_B,A_less_B,A_greater_B;
  wire output_1;
  adder_subtractor_unit AS2(A,B,S,C0,Carry,V);
  assign A_{equal_B} = {(S[0] | S[1] | S[2] | S[3])};
  assign A_greater_B = S[3] \sim V;
  assign A_less_B = S[3]^V;
```


endmodule

```
module test_comparator;
reg [3:0]A,B;
reg C0;
wire A_equal_B,A_less_B,A_greater_B;
comparator
C1(A,B,C0,A_equal_B,A_less_B,A_greater_B);
initial
begin
  A = 4'b0000; B = 4'b0000; C0=1'b1;
  #10 A = 4'b0001; B = 4'b0010; C0=1'b1;
  #10 A = 4'b0011; B = 4'b0101; C0=1'b1;
  #10 A = 4'b0101; B = 4'b0111; C0=1'b1;
  #10 A = 4'b0110; B = 4'b0101; C0=1'b1;
  #10 A = 4'b1001; B = 4'b1010; C0=1'b1;
  #10 A = 4'b1010; B = 4'b1011; C0=1'b1;
  #10 A = 4'b1101; B = 4'b1110; C0=1'b1;
  #10 A = 4'b1110; B = 4'b11111; C0=1'b1;
  #10 A = 4'b11111; B = 4'b11111; C0=1'b1;
end
initial #100 $finish;
endmodule
```

			TO Its	ZU IIS	30 Its	40 115	30 Its	00 118	70 ILS	80 16	90 118
√ № A[3:0]	1111	0000	0001	0011	0101	0110	1001	1010	1101	1110	1111
4 [3]	1										
₩ [2]	1										
₩ [1]	1										
₩ [O]	1										
∨ ™ B[3:0]	1111	0000	0010	0101	0111	0101	1010	1011	1110	11	11
₩ [3]	1										
₩ [2]	1										
4 [1]	1										
₩ [O]	1										
₩ C0	1										
[™] A_equal_B	1										
¼ A_less_B	0										
[™] A_greater_B	1										


Value

Name



- 2. Write a Program to Implement the following Fast Adders [32 bit]
- a) Carry Look Ahead Adder
- b) Carry Skip Adder
- c) Carry Select Adder

CARRY LOOK AHEAD ADDER CIRCUIT DIAGRAM






CARRY LOOK AHEAD ADDER CODE

```
module four bit adder(A,B,C0,S,C out);
  input [3:0] A,B;
  input C0;
  output [3:0] S;
  output C_out;
  wire [3:0] P,C,G;
  assign #10 P[0] = A[0]^{B}[0]; assign #10 P[1] = A[1]^{B}[1]; assign #10 P[2] = A[2]^{B}[2]; assign #10 P[3] = A[3]^{B}[3];
  assign #5 G[0] = A[0]&B[0]; assign #5 G[1] = A[1]&B[1]; assign #5 G[2] = A[2]&B[2]; assign #5 G[3] = A[3]&B[3];
  assign C[0] = C0;
  assign #10 C[1] = G[0]|(P[0]&C[0]);
  assign #10 C[2] = G[1]|(P[1]&G[0])|(P[1]&P[0]&C[0]);
  assign #10 C[3] = G[2]|(P[2]&G[1])|(P[2]&P[1]&G[0])|(P[2]&P[1]&P[0]&C[0]);
  assign #10 C_out = G[3](P[3]\&G[2])(P[3]\&P[2]\&G[1])(P[3]\&P[2]\&P[1]\&G[0])(P[3]\&P[2]\&P[1]\&P[0]\&C[0]);
  assign #10 S[0] = P[0]^{C[0]};
  assign #10 S[1] = P[1]^C[1];
  assign #10 S[2] = P[2]^{C}[2];
  assign #10 S[3] = P[3]^{C}[3];
endmodule
module Carry_look_ahead_adder(A,B,S,C);
  input [31:0] A,B;
  output [31:0] S;
  output C;
  reg C0 = 1'b0;
  wire C1, C2, C3, C4, C5, C6, C7;
  four bit adder FBA1(A[3:0], B[3:0], C0, S[3:0], C1);
  four bit adder FBA2(A[7:4], B[7:4], C1, S[7:4], C2);
  four_bit_adder FBA3(A[11:8], B[11:8], C2, S[11:8], C3);
  four_bit_adder FBA4(A[15:12], B[15:12], C3, S[15:12], C4);
  four_bit_adder FBA5(A[19:16], B[19:16], C4, S[19:16], C5);
  four_bit_adder FBA6(A[23:20], B[23:20], C5, S[23:20], C6);
  four bit adder FBA7(A[27:24], B[27:24], C6, S[27:24], C7);
  four bit adder FBA8(A[31:28], B[31:28], C7, S[31:28], C);
endmodule
```

```
`timescale 1ns / 1ps
module test carry look ahead adder;
reg [31:0] A,B;
wire [31:0] S;
wire C;
Carry look ahead adder CALD1 (A, B, S, C);
initial
begin
  A = 'b101000001010000011111111111111111; B = 'b10100000101111111111111111111100000;
   #100 A = 'b01011000111111111111111111111110100; B = 'b11110100111101001111111111111111111;
   #100 A = 'b11011111111111111111110100011001010; B = 'b1100111111111111111111100011001010;
end
initial #300 $finish;
endmodule
```




CARRY SKIP ADDER CODE

```
module full skip adders(A,B,C,S,S0,C out);
  input A,B,C;
  output S,S0,C_out;
  wire C1,C2:
  assign #10 S0=A^B;
  assign #5 C1=A&B;
  assign #10 S=S0^C;
  assign #5 C2=S0&C;
  assign #5 C out=C2|C1;
endmodule
module skip_adder(A,B,C0,S,carry);
  input [3:0]A,B;
  input C0;
  output [3:0]S;
  output carry;
  wire [3:0] P;
  wire C1,C2,C3,C4,PS;
  full skip adders FSAa(A[0], B[0], C0, S[0], P[0], C1);
  full_skip_adders FSAb(A[1], B[1], C1, S[1], P[1], C2);
  full_skip_adders FSAc(A[2], B[2], C2, S[2], P[2], C3);
  full_skip_adders FSAd(A[3], B[3], C3, S[3], P[3], C4);
  assign #5 PS = P[0]&P[1]&P[2]&P[3];
  mux Ms(C4, C0, PS, carry);
endmodule
```

```
module carry_skip_adder(A,B,S,C);
input [31:0] A,B;
output [31:0] S;
output C;
reg C0 = 1'b0;
wire C1, C2, C3, C4, C5, C6, C7;

skip_adder SA1(A[3:0], B[3:0], C0, S[3:0], C1);
skip_adder SA2(A[7:4], B[7:4], C1, S[7:4], C2);
skip_adder SA3(A[11:8], B[11:8], C2, S[11:8], C3);
skip_adder SA4(A[15:12], B[15:12], C3, S[15:12], C4);
skip_adder SA5(A[19:16], B[19:16], C4, S[19:16], C5);
skip_adder SA6(A[23:20], B[23:20], C5, S[23:20], C6);
skip_adder SA7(A[27:24], B[27:24], C6, S[27:24], C7);
skip_adder SA8(A[31:28], B[31:28], C7, S[31:28], C);
endmodule
```

```
`timescale 1ns / 1ps
module test carry skip adder;
reg [31:0] A,B;
wire [31:0] S;
wire C;
carry skip adder CSA1(A,B,S,C);
initial
begin
  A = 'b1010000010100000111111111111111111; B = 'b10100000101111111111111111111100000;
   #100 A = 'b01011000111111111111111111111110100; B = 'b111101001111101001111111111111111111;
   #100 A = 'b11011111111111111111110100011001010; B = 'b1100111111111111111111100011001010;
end
initial #300 $finish;
endmodule
```




module mux(X,Y,S,O); input X,Y,S; output O; assign O=S?Y:X; endmodule module full adders (A, B, C, S, C out); input A, B, C; output S,C out; wire S0,C1,C2; assign #10 S0=A^B; assign #5 C1=A&B; assign #10 S=S0^C; assign #5 C2=S0&C; assign #5 C out=C2|C1; endmodule module four_bits_adder(A,B,C0,S,carry); input [3:0]A,B; input C0; output [3:0]S; output carry; wire C1, C2, C3; full adders FAa(A[0],B[0],C0,S[0],C1); full_adders FAb(A[1],B[1],C1,S[1],C2); full_adders FAc(A[2],B[2],C2,S[2],C3); full_adders FAd(A[3],B[3],C3,S[3],carry); endmodule

CARRY SELECT ADDER CODE


```
module carry select adder (A, B, S, C out);
    input [31:0] A,B;
    output [31:0] S;
    output C out;
    reg Ca=1'b0,Cb=1'b1;
    wire C8a, C2a, C3a, C4a, C5a, C6a, C7a, C8b, C2b, C3b, C4b, C5b, C6b, C7b, C1, C2, C3, C4, C5, C6, C7;
    wire [31:4] S1,S2;
    four bits adder FBAa(A[3:0],B[3:0],Ca,S[3:0],C1);
    four bits adder FBAb(A[7:4],B[7:4],Ca,S1[7:4],C2a);
    four bits adder FBAc(A[7:4],B[7:4],Cb,S2[7:4],C2b);
    four bits adder FBAd(A[11:8],B[11:8],Ca,S1[11:8],C3a);
    four bits adder FBAe(A[11:8],B[11:8],Cb,S2[11:8],C3b);
    four bits adder FBAf(A[15:12],B[15:12],Ca,S1[15:12],C4a);
    four bits adder FBAq(A[15:12],B[15:12],Cb,S2[15:12],C4b);
    four bits adder FBAh(A[19:16],B[19:16],Ca,S1[19:16],C5a);
    four bits adder FBAi(A[19:16], B[19:16], Cb, S2[19:16], C5b);
    four bits adder FBA; (A[23:20], B[23:20], Ca, S1[23:20], C6a);
    four bits adder FBAk(A[23:20],B[23:20],Cb,S2[23:20],C6b);
    four bits adder FBA1(A[27:24],B[27:24],Ca,S1[27:24],C7a);
    four bits adder FBAm(A[27:24],B[27:24],Cb,S2[27:24],C7b);
    four bits adder FBAn(A[31:28],B[31:28],Ca,S1[31:28],C8a);
    four bits adder FBAo(A[31:28],B[31:28],Cb,S2[31:28],C8b);
    mux M1(C2a,C2b,C1,C2);
    mux M2 (C3a, C3b, C2, C3);
    mux M3(C4a,C4b,C3,C4);
    mux M4 (C5a, C5b, C4, C5);
    mux M5 (C6a, C6b, C5, C6);
    mux M6(C7a, C7b, C6, C7);
    mux M7 (C8a, C8b, C7, C out);
    mux Ma1(S1[4],S2[4],C1,S[4]); mux Mb1(S1[5],S2[5],C1,S[5]); mux Mc1(S1[6],S2[6],C1,S[6]); mux Md1(S1[7],S2[7],C1,S[7]);
    mux Ma2(S1[8],S2[8],C2,S[8]); mux Mb2(S1[9],S2[9],C2,S[9]); mux Mc2(S1[10],S2[10],C2,S[10]); mux Md2(S1[11],S2[11],C2,S[11]);
    mux Ma3(S1[12],S2[12],C3,S[12]); mux Mb3(S1[13],S2[13],C3,S[13]); mux Mc3(S1[14],S2[14],C3,S[14]); mux Md3(S1[15],S2[15],C3,S[15]);
    mux Ma4(S1[16],S2[16],C4,S[16]); mux Mb4(S1[17],S2[17],C4,S[17]); mux Mc4(S1[18],S2[18],C4,S[18]); mux Md4(S1[19],S2[19],C4,S[19]);
   mux Ma5(S1[20],S2[20],C5,S[20]); mux Mb5(S1[21],S2[21],C5,S[21]); mux Mc5(S1[22],S2[22],C5,S[22]); mux Md5(S1[23],S2[23],C5,S[23]);
    mux Ma6(S1[24],S2[24],C6,S[24]); mux Mb6(S1[25],S2[25],C6,S[25]); mux Mc6(S1[26],S2[26],C6,S[26]); mux Md6(S1[27],S2[27],C6,S[27]);
    mux Ma7(S1[28],S2[28],C7,S[28]); mux Mb7(S1[29],S2[29],C7,S[29]); mux Mc7(S1[30],S2[30],C7,S[30]); mux Md7(S1[31],S2[31],C7,S[31]);
endmodule
```

```
`timescale 1ns / 1ps
module test carry select adder();
req [31:0] A,B;
wire [31:0] S;
wire C;
carry select adder CSA1(A,B,S,C);
initial
begin
  A = 'b101000001010000011111111111111111; B = 'b10100000101111111111111111111100000;
  #100 A = 'b01011000111111111111111111111110100; B = 'b11110100111110100111111111111111111;
   #100 A = 'b11011111111111111111110100011001010; B = 'b1100111111111111111111100011001010;
end
initial #300 $finish;
endmodule
```



FAST ADDERS COMPARE

```
module fast_adders_compare();
  reg [31:0] A,B;
  wire Carry_look_ahead, Carry_skip, Carry_select;
  wire [31:0] S_look_ahead,S_skip,S_select;
  Carry_look_ahead_adder CSA1(A,B,S_look_ahead,Carry_look_ahead);
  carry_skip_adder CSAb(A,B,S_skip,Carry_skip);
  carry_select_adder CSAc(A,B,S_select,Carry_select);
initial
begin
  A = 'b10100000101000001111111111111111; B =
'b10100000101111111111111111111100000;
  #100 A = 'b010110001111111111111111111111110100; B =
'b1111010011111010011111111111111111;
  #100 A = 'b1111111111111111100001111100111101; B =
'b0000111100001111111111111111111;
  #100 A = 'b11011111111111111111110100011001010; B =
'b1100111111111111111111100011001010;
end
initial #300 $finish;
endmodule
```



Result –

The above simulation concludes that among the three fast adders i.e., carry look ahead adder, carry skip adder and carry select adder, the order of fastness is:

Carry look ahead adder > carry select adder > carry skip adder

THANK YOU