
# DIGITAL DESIGN LAB 2

DIVYAM PATEL B20EE082

### Work 1: BINARY TO GRAY CODE CONVERTER

#### **BINARY TO GRAY CODE CONVERTER TRUTH TABLE**

	INF	PUT		ОИТРИТ					
B4	В3	B2	B1	G4	G3	G2	G1		
0	0	0	0	0	0	0	0		
0	0	0	1	0	0	0	1		
0	0	1	0	0	0	1	1		
0	0	1	1	0	0	1	0		
0	1	0	0	0	1	1	0		
0	1	0	1	0	1	1	1		
0	1	1	0	0	1	0	1		
0	1	1	1	0	1	0	0		
1	0	0	0	1	1	0	0		
1	0	0	1	1	1	0	1		
1	0	1	0	1	1	1	1		
1	0	1	1	1	1	1	0		
1	1	0	0	1	0	1	0		
1	1	0	1	1	0	1	1		
1	1	1	0	1	0	0	1		
1	1	1	1	1	0	0	0		





```
Project Summary
             × binary_to_gray.v × test_binary_to_gray.v
D:/YEAR 2/SEMESTER 2/DIGITAL DESIGN/LABS/LAB 2/binary_to_gray.v
Q 🔛 ← → 🐰 🗉 🗈 🗙 // 🖩 🗘
     `timescale 1ns / 1ps
21
22
23 module binary to gray(B,G);
24 input [4:1]B; // binary input
    output [4:1]G; // gray code output
26
27 | assign G[4] = B[4];
28 | assign G[3] = B[4] ^ B[3];
29 | assign G[2] = B[3] ^ B[2];
    assign G[1] = B[2] ^ B[1];
31
32 @ endmodule
                module binary_to_gray(B,G);
                input [4:1]B; // binary input
                output [4:1]G; // gray code output
                assign G[4] = B[4];
```

```
assign G[3] = B[4] \wedge B[3];
assign G[2] = B[3] \wedge B[2];
assign G[1] = B[2] \land B[1];
endmodule
```

### **TEST BENCH**

```
27
28 D initial
29 □ begin
     B = 4'b00000;
     #10 B = 4'b0001;
     #10 B = 4'b0010;
     #10 B = 4'b0011;
                                                      initial
     #10 B = 4'b0110;
                                                      begin
     #10 B = 4'b01111;
     #10 B = 4'b1000;
     #10 B = 4'b1001;
     #10 B = 4'b1010;
     #10 B = 4'b1011;
     #10 B = 4'b1100;
     #10 B = 4'b1101;
     #10 B = 4'b1110;
     #10 B = 4'b1111;
46 🗎 end
     initial #160 $finish;
                                                      #10 B = 4'b0111:
49 \(\hat{\text{o}}\) endmodule
```

```
module test_binary_to_gray;
reg [4:1]B;
                                     #10 B = 4'b1000;
wire [4:1]G;
                                     #10 B = 4'b1001:
binary_to_gray G1(B,G);
                                      #10 B = 4'b1010;
                                     #10 B = 4'b1011;
                                     #10 B = 4'b1100;
                                     #10 B = 4'b1101;
B = 4'b0000;
                                     #10 B = 4'b1110;
#10 B = 4'b0001:
                                     #10 B = 4'b11111;
#10 B = 4'b0010:
                                     end
#10 B = 4'b0011;
#10 B = 4'b0100;
                                     initial #160 $finish;
#10 B = 4'b0101;
                                     endmodule
#10 B = 4'b0110:
```


#### **SIMULATION**



## Work 1: GRAY TO BINARY CODE CONVERTER

#### **GRAY TO BINARY CODE CONVERTER TRUTH TABLE**


	INF	PUT		ОИТРИТ						
G4	G3	G2	<b>G1</b>	B4	В3	B2	B1			
0	0	0	0	0	0	0	0			
0	0	0	1	0	0	0	1			
0	0	1	1	0	0	1	0			
0	0	1	0	0	0	1	1			
0	1	1	0	1	1	0	0			
0	1	1	1	1	1	0	1			
0	1	0	1	1	1	1	0			
0	1	0	0	1	1	1	1			
1	1	0	0	0	1	0	0			
1	1	0	1	0	1	0	1			
1	1	1	1	0	1	1	0			
1	1	1	0	0	1	1	1			
1	0	1	0	1	0	0	0			
1	0	1	1	1	0	0	1			
1	0	0	1	1	0	1	0			
1	0	0	0	1	0	1	1			






**Project Summary** × test\_binary\_to\_gray.v × binary\_to\_gray.v × test\_gray\_to\_binary. D:/YEAR 2/SEMESTER 2/DIGITAL DESIGN/LABS/LAB 2/test\_gray\_to\_binary.v Q 🕍 ← → 🐰 🖺 🖿 📈 // 🖩 🖸 `timescale 1ns / 1ps **TEST BENCH** 21 22 module test\_gray\_to\_binary; reg [4:1]G; wire [4:1]B; gray\_to\_binary B1(G,B); 27 module test\_gray\_to\_binary; 28 - initial reg [4:1]G; begin #10 G = 4'b1100: G = 4'b00000;wire [4:1]B; #10 G = 4'b1101;#10 G = 4'b0001;gray\_to\_binary B1(G,B); #10 G = 4'b0011;#10 G = 4'b11111;#10 G = 4'b0010;#10 G = 4'b1110;#10 G = 4'b0110;initial #10 G = 4'b01111;#10 G = 4'b1010: #10 G = 4'b0101;begin #10 G = 4'b1011;#10 G = 4'b0100;G = 4'b0000; #10 G = 4'b1100;#10 G = 4'b1001;#10 G = 4'b1101;#10 G = 4'b0001: #10 G = 4'b1000;40 + #10 G = 4'b1111;#10 G = 4'b0011;#10 G = 4'b1110;end #10 G = 4'b0010;#10 G = 4'b1010;#10 G = 4'b1011;#10 G = 4'b0110;#10 G = 4'b1001;initial #160 \$finish; #10 G = 4'b1000;#10 G = 4'b0111;endmodule end 46 🖯 #10 G = 4'b0101: 47 #10 G = 4'b0100;initial #160 \$finish; 49 @ endmodule

#### **SIMULATION**





## Work 2: BCD to Seven Segment Display Decoder




	Inputs				Segments				
Α	В	С	D	а	b	С	d	е	f
0	0	0	0	1	1	1	1	1	1
0	0	0	1	0	1	1	0	0	0
0	0	1	0	1	1	0	1	1	0
0	0	1	1	1	1	1	1	0	0
0	1	0	0	0	1	1	0	0	1
0	1	0	1	1	0	1	1	0	1
0	1	1	0	1	0	1	1	1	1
0	1	1	1	1	1	1	0	0	0
1	0	0	0	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1
1	0	1	0	1	1	1	0	1	1
1	0	1	1	0	0	1	1	1	1
1	1	0	0	1	0	0	1	1	1
1	1	0	1	0	1	1	1	1	0
1	1	1	0	1	0	0	1	1	1
1	1	1	1	1	0	0	0	1	1

For display 0 For display 1 For display 2 For display 3 For display 4 For display 5 For display 6 For display 7 For display 8 For display 9 For display A For display b For display C For display d For display E For display F








## Work 3

Implement a Buzzer system in Verilog. Write test bench and verify various cases.

- There are 2 participant with a push button each.- Indicate when to press the button. (This is the host control)
- Indicate who is pressing the button first (who wins the chance)
- Disable the button of the other participant.

	INPUT	OUTPUT			
а	b	control	Α	В	
0	0	0	X	X	
0	0	1	0	0	
0	1	0	X	X	
1	0	0	X	X	
0	1	1	Z	1	
1	0	1	1	Z	
1	1	1	Z	Z	

## TRUTH TABLE



**CIRCUIT DIAGRAM** 

D:/YEAR 2/SEMESTER 2/DIGITAL DESIGN/LABS/LAB 2/Two\_Player\_Buzzer.v


```
Q | ■ | ← | → | X | ■ | ■ | X | // | ■ | ♀
```

```
1 timescale 1ns / 1ps
3 / // Company:
4 // Engineer:
  // Create Date: 20.01.2022 19:26:39
7 // Design Name:
8 | // Module Name: Two Player Buzzer
9 // Project Name:
10 // Target Devices:
11 ! // Tool Versions:
12 // Description:
13 //
14 | // Dependencies:
15 //
16 // Revision:
17 ! // Revision 0.01 - File Created
18 / // Additional Comments:
19 //
21
22 module Two Player Buzzer(a,b,control,A,B);
23 | input a,b,control;
24 output A,B;
  wire p,q;
26
  assign p = control ? a : 'bz;
  assign q = control ? b : 'bz;
    assign A= ~q ? p : 'bz;
    assign B= ~p ? q : 'bz;
30
31
32 @ endmodule
```

## CODE

```
module Two_Player_Buzzer(a,b,control,A,B); input a,b,control; output A,B; wire p,q;

assign p = control ? a : 'bz; assign q = control ? b : 'bz; assign A= ~q ? p : 'bz; assign B= ~p ? q : 'bz; endmodule
```



Name	Value	Name	Value	Name	Value	Name	Value	Name	Value	Name	Value
™ A	Х	¹⊌ A	0	¹⊌ A	Х	¼ A	X	¹⊌ A	Z	1 <b>8</b> A	1
l₀ B	X	₩ B	0	1⊌ B	X	1⊌ B	X	¼ B	1	<b>1⊌</b> B	Z
₩ a	0	₩ a	0	₩ a	0	¼ a	1	<b>¼</b> a	0	₩ a	1
₩ b	0	₩ b	0	₩ b	1	₩ b	0	₩ b	1	₩ b	0
⊌ control	0		1	⊌ control	0	⊌ control	0		1	↓ control	1

## THANK YOU