DIGITAL DESIGN LAB 5


DIVYAM PATEL B20EE082

1. Write a program to implement a Barrel Shifter.

TRUTH TABLE

A barrel shifter is a specialized digital electronic circuit with the purpose of shifting an entire data word by a specified number of bits by only using combinational logic, with no sequential logic used.


CIRCUIT DIAGRAM



CODE

```
module barrel_shifter(S, W, Y);
input [1:0]S;
input [3:0]W;
output [3:0]Y;
wire [3:0] T;
assign {T, Y} = {W,W} >> S;
endmodule
```

```
module test_barrel_shifter();
reg [1:0]S;
reg [3:0]W;
wire [3:0]Y;
barrel_shifter BS(S, W, Y);
initial
  begin;
    S = 2'b00; W = 4'b0110;
    #100 S = 2'b01; W = 4'b0110;
    #100 S = 2'b10; W = 4'b0110;
    #100 S = 2'b11; W = 4'b0110;
    #100 S = 2'b00; W = 4'b1011;
    #100 S = 2'b01; W = 4'b1011;
    #100 S = 2'b10; W = 4'b1011;
    #100 S = 2'b11; W = 4'b1011;
  end
initial #800 $finish;
endmodule
```



2. Write a Program to implement a 32 bit ALU.


- ALU i.e. Arithmetic Logic Unit is the circuit which can perform both arithmetic as well as logical operations.
- It is basically the calculator of the computer.
- Based on the input we give, it performs the corresponding operation.
- The control unit will supply the data needed by the ALU from memory or from any input devices.

Operation	Input	32 bit Output
Clear	000	0
Addition	001	A + B
Subtraction	010	A - B
A*2	011	Left shift
A/2	100	Right Shift
A AND B	101	A & B
A OR B	110	A B
A XOR B	111	A^B

CODE

```
module alu 32 bit(S, A, B, Y);
input[2:0] S;
input[31:0] A;
input[31:0] B;
output reg[31:0] Y;
always@(S)
    case(S)
        3'b000: Y = 0; //Clear
       3'b001: Y = A+B; //Addition
       3'b010: Y = A-B; //Subtraction
       3'b011: Y = A<<1; //Left Shift
       3'b100: Y = A>>1; //Right Shift
       3'b101: Y = A&B; //AND
       3'b110: Y = A|B; //OR
       3'b111: Y = A^B; //XOR
   endcase
endmodule
```

```
module test alu 32 bit;
req [2:0] S;
reg [31:0] A;
reg [31:0] B;
wire [31:0] Y;
alu 32 bit ALU(S, A, B, Y);
initial
begin
    s = 3'b000; A = 2'b00; B = 2'b00;
    #100 S = 3'b001; A = 2'b10; B = 2'b01;
    $100 S = 3'b010; A = 2'b10; B = 2'b01;
    #100 S = 3'b011; A = 2'b10; B = 2'b01;
    #100 S = 3'b100; A = 2'b10; B = 2'b01;
    #100 S = 3'b101; A = 2'b10; B = 2'b01;
    $100 S = 3'b110; A = 2'b10; B = 2'b01;
    #100 S = 3'b111; A = 2'b10; B = 2'b01;
end
initial #800 Sfinish:
endmodule
```



									800.000 ns	
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	
> 💆 S[2:0]	111	000	001	010	011	100	101	110	111	
> W A[31:0]	000000000000000000000000000000000000000	00000000000000000	X	00000000000000000000000000000000000000						
> W B[31:0]	000000000000000000000000000000000000000	00000000000000000	X							
> W Y[31:0]	0000000000000000000000000000000011	00000000000000000	00000000000000000	0000000000000						

3. Write a program to implement a 4 line to 2 line priority encoder using a. Casex statements b. For loop

4 to 2 Priority Encoder

This is also referred to as 4- bit priority, which consists of 4 inputs and 2 output lines. Since an encoder contains 2ⁿ input lines and n output lines.

The truth table of a 4 to 2 priority encoder is shown below.

- D3, D2, D1, D0 are the inputs
- A and B are the outputs
- V is the valid bit indicator
- D3 input is the highest priority input
- D0 is the lowest priority input.

D3	D2	D	D0	A	В	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	Χ	1	0	1	0	1
X	Χ	Χ	1	1	1	1

4 to 2 Priority Encoder Using Casex Statements

CODE

```
module priority encoder (A, D, V);
input [3:0]D;
output reg [1:0]A;
output req V;
always@(D)
    begin
    v = 1:
        casex(D)
            4'b0001:A = 2'b00;
            4'b001x:A = 2'b01;
            4'b01xx:A = 2'b10;
            4'b1xxx:A = 2'b11;
            default:begin
                        v = 0;
                        A = 2'bxx:
                    end
        endcase
    end
endmodule
```

```
module test priority encoder casex();
reg [3:0] D;
wire [1:0] A;
wire V;
priority encoder PEC(A, D, V);
initial
begin
    D = 0;
    #100 D = 4'b00000;
    #100 D = 4'b0001;
    #100 D = 4'b0010;
    #100 D = 4'b0100;
    #100 D = 4'b1000;
end
initial #600 $finish;
endmodule
```

4 to 2 Priority Encoder Using For Loop


CODE

```
module priority_encoder_forloop(A, D, V);
input [3:0]D;
output reg [1:0] A;
output req V;
integer k;
always @(D)
begin
    A = 2'bxx;
   v = 0;
   for (k = 0; k < 4; k = k+1)
        if (D[k])
        begin
            A = k;
            v = 1;
        end
end
endmodule
```


```
module test_priority_encoder_forloop();
reg [3:0] D;
wire [1:0] A;
wire V;

priority_encoder_forloop PEF(A, D, V);
initial
begin
    D = 0;
    #100 D = 4'b0000;
    #100 D = 4'b0001;
    #100 D = 4'b0100;
    #100 D = 4'b1000;
end
initial #600 $finish;
endmodule
```

USING CASEX STATEMENTS



USING FOR LOOP



4. Write a behavioural code for implementing a. a BCD Adder/Subtractor Unit.


b. Multiply by 5 circuit.

BCD ADDER

CODE

```
module bcd adder (A, B, sum, carry);
    input [3:0] A,B;
    output [3:0] sum;
    output reg carry;
    reg [4:0] sum temp;
    req [3:0] sum;
    always @(A,B)
    begin
        sum temp = A+B; //add all the inputs
        if(sum temp > 9)
            begin
                sum temp = sum temp+6; //add 6, if result is more than 9.
                carry = 1; //set the carry output
                sum = sum temp[3:0];
            end
        else
            begin
                carry = 0;
                sum = sum temp[3:0];
            end
    end
endmodule
```

```
module test bcd adder();
    reg [3:0] A;
    reg [3:0] B;
    wire [3:0] sum;
    wire carry;
    bcd adder BA1(A,B,sum,carry);
    initial begin
       A = 0; B = 0; #100;
       A = 6; B = 9; #100;
       A = 3; B = 3; #100;
       A = 4; B = 5; #100;
       A = 8; B = 2; #100;
       A = 9; B = 9; #100;
    end
initial #700 $finish;
endmodule
```



								700.000 ns
Name	Value	0 ns 1	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns
> W A[3:0]	9	0	6	3	4	8	9	
> W B[3:0]	9	0	9	3	5	2	9	
> 💆 sum[3:0]	8	0	5	6	9	0	8	
¼ carry	1							
			\	\				

BCD SUBTRACTOR

CODE

```
module bcd subtractor(A,B,s,cout);
    input [3:0] A,B;
    output reg[3:0] s;
    output reg cout;
    always @(A,B)
    begin
        if (A>B)
            begin
                s = A - B;
                cout = 0;
            end
        else if (A<B)
            begin
                s = B - A;
                cout = 1;
            end
        else
            begin
                s = 0;
                cout = 0;
            end
    end
endmodule
```

```
module test add sub();
reg [3:0] A, B;
wire [3:0] s;
wire cout;
bcd subtractor BS(A,B,s,cout);
initial
   begin
       A = 0; B = 0; #100;
       A = 6; B = 9; #100;
       A = 5; B = 3; #100;
       A = 4; B = 5; #100;
       A = 8; B = 2; #100;
       A = 9; B = 9; #100;
    end
initial #700 $finish;
endmodule
```

							694.171 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns 600 ns
> W A[3:0]	1001	0000	0110	0101	0100	1000	1001
> W B[3:0]	1001	0000	1001	0011	0101	0010	1001
> W s[3:0]	0000	0000	0011	0010	0001	0110	0000
¹⊌ cout	0						


	-							694.171 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns
> W A[3:0]	9	0	6	5	4	8	9	
> 🕨 B[3:0]	9	0	9	3	5	2	9	
> W s[3:0]	0	0	3	2	1	6	0	
¹⊌ cout	0							

MULTIPLY BY 5

CODE

```
module multiply_5(I, O);
input [3:0] I;
output [5:0] O;
assign O = (I<<2) + I;
endmodule
```

```
module test_multiply_5();
reg [3:0]I;
wire [5:0] O;
multiply_5 M1(I, O);
initial
  begin
     I = 4'b0010; #100;
     I = 4'b1000; #100;
     I = 4'b1100; #100;
     I = 4'b0111; #100;
     I = 4'b1011; #100;
     I = 4'b1100; #100;
  end
initial #700 $finish;
endmodule
```



THANK YOU