DIGITAL DESIGN LAB 8

DIVYAM PATEL B20EE082

1. Create the 8bit MLS counter using LFSR.

CODE

```
8 BIT LFSR

Output PN
Sequence

X1 X2 X3 X4 X5 X6 X7 X8
```

```
module mls_counter(A, reset, clk, O);
input [1:8] A;
input reset, clk;
output O;
req [1:8] X;
wire V;
always @(posedge reset)
begin
    X[1] \le A[1];
    X[2] \le A[2];
    X[3] \le A[3];
    X[4] \le A[4];
    X[5] \le A[5];
    X[6] \le A[6];
    X[7] \le A[7];
    X[8] \le A[8];
```

end

TESTBENCH

```
module test mls();
reg [1:8] A;
reg reset, clk;
wire 0;
mls counter MLS(A, reset, clk, O);
initial
begin
    A=8'b101010111; reset=0; clk=0;
    #5 reset=1; #1 reset=0; #4 clk=1;
    #10 clk=0; #10 clk=1;
end
initial #400 $finish;
endmodule
```

SIMULATION



- 2. Write a program to implement 2's complement of a running bitstream using
- a) Melay Machine
- b) Moore Machine
 Use LFSR for generating input bitstream.

CODE


```
module melay(X, load, ctrl, clk, Y);
input [3:0]X;
input load, ctrl, clk;
output reg [3:0] Y;
wire D, V;
req A=0;
always @(posedge clk)
begin
    if (load)
    begin
        Y[0]=X[0];
        Y[1]=X[1];
        Y[2]=X[2];
        Y[3]=X[3];
    end
    if(ctrl)
    begin
        A \le D;
        Y[0] <= Y[1];
        Y[1] <= Y[2];
        Y[2] <= Y[3];
        Y[3]<=V;
    end
end
assign D= A | Y[0];
assign V= Y[0]^A;
endmodule
```


MELAY MACHINE

TESTBENCH

```
module test melay();
reg [3:0] X;
reg load, ctrl, clk;
wire [3:0] Y;
melay me(X, load, ctrl, clk, Y);
initial
begin
   X=4'b0111; load =0; ctrl=0; clk=0;
    #5 load=1;
    #5 clk=1; #5 load=0;
    #5 clk=0; #5 ctrl=1;
    #5 clk=1;
    #10 clk=0;
    #10 clk=1;
    #10 clk=0;
    #10 clk=1;
    #10 clk=0;
    #10 clk=1; #5 ctrl=0;
end
initial #100 $finish;
endmodule
```

SIMULATION






```
module moore (X, load, ctrl, clk, Y);
input [3:0]X;
input load, ctrl, clk;
output reg [3:0] Y;
wire D1, D2;
req A=0,B=0;
always @ (posedge clk)
begin
    if (load)
    begin
        Y[0]=X[0];
        Y[1]=X[1];
        Y[2]=X[2];
        Y[3]=X[3];
    end
    if(ctrl)
    begin
        A<=D1;
        B<=D2;
        Y[0] <= Y[1];
        Y[1] <= Y[2];
        Y[2] \le Y[3];
        Y[3] <= B;
    end
end
assign D1=Y[0] & (A | B);
assign D2=Y[0] ^ (A | B);
endmodule
```

MOORE MACHINE

TESTBENCH

```
module test moore();
reg [3:0] X;
reg load, ctrl, clk;
wire [3:0] Y;
moore mo(X, load, ctrl, clk, Y);
initial
begin
    X=4'd8; load =0; ctrl=0; clk=0;
    #5 load=1;
    #5 clk=1; #5 load=0;
    #5 clk=0; #5 ctrl=1;
    #5 clk=1;
    #10 clk=0;
    #10 clk=1;
    #10 clk=0;
    #10 clk=1;
    #10 clk=0;
    #10 clk=1;
    #10 clk=0;
    #10 clk=1; #5 ctrl=0;
end
initial #120 $finish;
endmodule
```

SIMULATION



THANK YOU