

AUGUST 7-8, 2024

BRIEFINGS

The Hack@DAC* Story: Learnings from Organizing the World's Largest Hardware Hacking Competition

Arun Kanuparthi, Hareesh Khattri, Jason Fung (Intel Corporation, USA)

JV Rajendran (Texas A&M University, USA), Ahmad-Reza Sadeghi (TU Darmstadt, Germany)

The Team



Arun Kanuparthi Principal Engineer, Intel Corporation, USA



Hareesh Khattri Principal Engineer, Intel Corporation, USA



Jason Fung Sr. Director Offensive Security Researcher Offensive Security Researcher Offensive Security Research Intel Corporation, USA

Offensive Security Research at Intel

- 50+ years of combined experience
- CPUs, Servers, Clients, Networking, Cellular, Storage, Security technologies, ...
- 500+ vulnerabilities identified
- Vulnerability root causing and categorization
- MITRE HW CWE SIG* members



Jeyavijayan (JV) Rajendran **Associate Professor** Texas A&M University, USA



Ahmad-Reza Sadeghi Professor TU Darmstadt, Germany

Security Research

- 35+ years of combined experience
- Circuits, system security, network security, cryptography, microarchitecture, etc.
- 44000+ citations!

Full Team

Texas A&M University

- Rahul Kande*
- Chen Chen*
- Patrick Haney
- Garrett Persyn
- Bhagyaraja Adapa

TU Darmstadt

- Mohammadreza Rostami*
 Shylaja Sen*
- Ghada Dessouky
- David Gens
- Pouya Mahmoody
- Shaza Zeitouni

Synopsys

- Yann Antonioli*
- Jagminder Chugh
- Meriav Nitzan

Introduction

Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Key Takeaways & Summary

Introduction


Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Key Takeaways & Summary

blackhat Computing Stack - Refresher



blackhat Computing Stack - Refresher

Software (SW

Hardware (HW)

Application

Algorithm

Programming Language

Operating System


Firmware

Microarchitecture


Register Transfer Level (RTL)

Gate Level

Transistor




Microarchitecture



Gate Level

Register Transfer Level (RTL)



Transistor

blackhat Race to the Bottom of the Stack

Challenge #1: Limited Awareness of HW Security Weaknesses

Software

Hardware

Application

Algorithm

Programming Language

Operating System

Firmware



RACE TO THE

Microarchitecture 4

Register Transfer Level (RTL)

Gate Level

Transistor

Bugs in hardware could be exploitable by software!

HardFails: Insights into Software-Exploitable Hardware Bugs


Authors:

Ghada Dessouky and David Gens, Technische Universität Darmstadt; Patrick Haney and Garrett Persyn, Texas A&M University; Arun Kanuparthi, Hareesh Khattri, and Jason M. Fung, Intel Corporation; Ahmad-Reza Sadeghi, Technische Universität Darmstadt; Jeyavijayan Rajendran, Texas A&M University

USENIX Security 2019

#BHUSA @BlackHatEvents


blackhat Tools for Security – SW vs HW



Lots of tools for SW/FW security!

- Code scanners
- Protocol checkers
- Configuration checkers
- Decompilers & RE tools

blackhat System on a Chip (SoC) Security



- Typical Security Objectives for Assets
 - **Data Confidentiality**
 - **Data Integrity**
 - **Availability**
- **Example Security Features**
 - Execution core & debug privilege checks
 - Access control
 - Memory encryption & integrity
 - Secure data erase
 - Power and thermal critical trip alerts

```
3 module aes0_wrapper =(
     parameter int unsigned AXI_ADDR_WIDTH = 64.
     parameter int unsigned AXI_DATA_WIDTH = 64.
     parameter int unsigned AXI_ID_WIDTH = 10
            clk_i.
            rst_ni.
            reglk_ctrl_i.
            acct_ctrl_i
            debug_mode_i
            axi_req_i,
             axi_resp_o
```

blackhat HW Vulnerability Example - Key Clear

Asset (Objective)	Secret Keys in AES block (Confidentiality)					
Threat	HW debug adversary extracts keys					
Mitigation Return all 0s for all reads when chip is in debug mode						

When in debug mode, return 0 when keys are read

debug_mode is not checked for key_big2

Attacker can extract key_big2 during debug

```
43 // signals from AXI 4 Lite
44 logic [AXI_ADDR_WIDTH-1:0]
                              address:
45 logic
                              en, en_acct:
46 logic
47 logic [63:0] wdata;
   logic [63:0] rdata:
                        \{p, c[0], p, c[1], p, c[2], p, c[3]\}
   a sign state_big
                     = {state[0], state[1], state[2], state[3]};
                      = debug_mode_i ? 192'b0 : {key0[0], key0[1], key0[2], key0[3],
52 asign key_big0
   a sign keu big1
                      = debug_mode_i ? 192'b0 : [keu1[0], keu1[1], keu1[2], keu1[3],
                                                                                      key1[4], key1[5]);
54 sign key_bigZ
                      = {key2[0], key2[1], key2[2], key2[3], key2[4], key2[5]};
```

blackhat HW Vulnerability Example - Key Lea


Asset (Objective)	Secret Keys in AES block (Confidentiality)
Threat	Keys should not be readable by untrusted software code
Mitigation	A read lock signal (when enabled) returns '0' when keys are read by software

Logic to read the key. If lock is set, reads return '0'

When valid read is detected (en is high), key0 is passed to read data without checking for lock

> KeyO leaks to attacker observable interface

```
Read side
     /always @(~write)
    always @(*)
        begin
162
163
          rdata = 64'b0:
164
              en) begin
165
            rdata = key0[address[8:3]];
            case(address[8:3]
                     rdata = reglk_ctrl_i[0] ? 'b0 : {31'b0, start};
                1:
                     rdata = reglk_ctrl_i[2] ? 'b0 : p_c[3];
                2:
                     rdata = reglk_ctrl_i[2] ? 'b0 : p_c[2];
```





Expected Path through AES engine

Unexpected/hidden path leaks key

blackhat Tools for Security – SW vs HW

Challenge #2: Need for Security-Aware Design Automation Tools






HW security tools (at RTL level) are limited

blackhat Cost of Fixing Bugs USA 2024 Cost of Fixing Bugs

Challenge #3: Need to Detect/Fix Bugs at RTL Design Phase

- SW bugs fixed with patches
- HW bugs are complicated to fix
 - Time consuming
 - Expensive
 - Cause brand damage





blackhat Motivation for Hack@DAC USA 2024



Awareness of Hardware Common Weaknesses







Security-Aware Design Automation







Hack@DAC

- Hackathons, trainings
- Open-source hardware as target?
- What about hardware CTF?



"Shift-Left" to Detect & Fix Bugs in RTL

BEST PRACTICES



Introduction

Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Key Takeaways & Summary

blackhat Fostering Awareness for HW Security

- Continuous race between attackers and defenders
- Defenders need to up their game!
- Hardware CTFs foster greater awareness about
 - Common hardware security weaknesses
 - Constraints of chip design teams



blackhat What's in it for Academia & Industry?

- A buggy SoC* framework for <u>furthering innovation</u>
 - Realistic security features, threat model, and security objectives
 - Vulnerabilities inspired by CVEs and real-world bugs
 - Open source and commercial tool support
- Benchmark for <u>developing and testing HW security tools</u>
 - Closest to commercial chip designs



- Develop hacker mindset
- Launchpad for researchers from adjacent areas (e.g., Firmware)



Introduction

Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Key Takeaways & Summary

black hat USA 2024

Popular HW CTFs

Software

Hardware

Application

Algorithm

Programming Language

Operating System

Firmware

Microarchitecture

Register Transfer Level (RTL)

Gate Level

Transistor








- Popular HW CTFs are "closed-box"
- Adopt a <u>hacker-centric</u> approach
 - Involve physical interaction with target chip
 - Probing input/output ports
 - Desoldering and reverse engineering attacks
 - Physical side channel attacks, etc.
 - No insights into the RTL code of the chip
- Very important research!
- Does not address "shift-left" challenge



Closed-box vs Open-box CTFs

- Hack@DAC is "Open-box"
 - Participants given a buggy SoC RTL
 - Finer grained scope
- Participants attempt to break security features
 - RTL Simulation/ Emulation
 - Formal Verification
 - RTL Static Analysis
 - Manual reviews
- Designer-centric approach





Introduction

Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Key Takeaways & Summary

blackhat Hack@DAC - The Process USA 2024

Participants










8 Scoreboard






11 Opportunities







Bug evaluation




on cloud




blackhat Selection of Target

- Survey various open-source hardware designs and pick full SoC
- Priority given to designs with support for hardware simulation (open-source tool support), stability
- Reduced Instruction Set Computing (RISCV) RISC-V architecture based SoCs
 - Pulpino -> Pulpissimo -> OpenPiton -> Open Titan



blackhat Adding Security Features to HW USA 2024



blackhat Threat Modeling & Security Objectives

Threat Model

#	Туре	Description
		Executes on core with user-level privileges but may exploit bugs to mount privilege escalation attacks
2	Physical attacker	Has physical possession of the device
3	Authorized debug access	Has the ability to unlock and debug production device


Security Objectives

- Unprivileged code in core should not be able to compromise privilege level
- Internal registers of crypto blocks should not be accessible from JTAG

blackhat Inserting Vulnerabilities USA 2024

Vulnerabilities inspired by:

- CVEs
- Security advisories
- Our experience



blackhat Advertisement USA 2024

- Website updated with Call for Participation
- Advertised on social media



HACK@DAC'24 The World's Largest Joint Industry-Academia Hardware Security Competition 9th March 9th February Registration 30th April 6th May Phase I Phase I Results Ends Announced 27th June 23th June Phase II Winners

Why HACK@DAC?

The growing number of hardware design and implementation vulnerabilities has led to a new attack paradigm that casts a long shadow on decades of research on system security. It disrupts the traditional threat models that focus mainly on software-only vulnerabilities and often assume that the underlying hardware is behaving correctly and is trustworthy.

System-on-Chip (SoC) designers use a mix of third-party and in-house intellectual property (IP) cores. Any security-critical vulnerability in these

Attacks may cause a system failure or deadlock, remotely access sensitive information, or even gain privileged access to the system, bypassing the in-place security mechanisms.

Participating in HACK@DAC

Participating teams can be from industry, academia, or a combination. They will receive an altered OpenTitan SoC design with planted security vulnerabilities. They must identify these vulnerabilities, assess their impact, provide exploits, and propose mitigation.

The teams can use any tool or technique and should provide a detailed report on their findings. The submitted bug reports will be evaluated based on a scoring system that considers the number and severity of security vulnerabilities, their exploitation, and the used security assurance automation methods and tools.

The competition has two phases. Only the selected teams from the first phase can participate in the final phase during DAC 2024.

For more information about the competition and eligibility requirements, visit

https://hackthesilicon.com/home/hackdac24/









blackhat Competition: Phase 1

- Phase 1 is offline
- Participants have over 2 months to:
 - Analyze entry points
 - Identify assets
 - Develop security test cases
 - Develop custom tools to detect bugs
 - Submit bugs for evaluation by judges
- Extended duration allows for equal access to participants from various backgrounds.



Specific security feature that participants managed to bypass



How was the vulnerability identified?

- Simulation
- Formal Verification?
- Custom tool?
- Manual code review?

В	4	▶ D	E	F	G	Н	I
Team name	Ŧ	Security feature =	Finding	Location or code = reference	Detection method =	Security impact =	-
						other wrappers, all the secure data can be read out.	
		Register Lock Control signal unset	In access control register wrapper file, reglk_ctrl signal is responsible for reading/writing the signal for locked peripherals. All bits set to '1' of reglk_ctrl signal indicates the peripheral is locked otherwise bits set to '0' indicate normal operation. Therefore, by default reglk_ctrl should always be set high to prevent unauthorized access. We found that only lower half of the reglk_ctrl is set from 8-bit input reglk_ctrl_i and higher bits are set to 0. Thus, all bits from 8-15 are set to 0 and should not be accessed for any read/write operation. In acc_wrapper.sv, at line 96, 98 and	v, Line 96, 98 and 100.	Manual analysis + User level assertion generation + Formal property verification using Synopsys VCStatic	This bug will lead to accessing peripheral device even when its register is in locked state (which ideally should have restricted its access).	

What is the security impact of bypassing security feature?

В •	▶ D	E	F	G	н		J
	Security feature = bypassed	Finding	Location or code = reference	Detection method =		Adversary profile =	Proposed =
					other wrappers, all the secure data can be read out.		
	Register Lock Control signal unset	In access control register wrapper file, reglk_ctrl signal is responsible for reading/writing the signal for locked peripherals. All bits set to '1' of reglk_ctrl signal indicates the peripheral is locked otherwise bits set to '0' indicate normal operation. Therefore, by default reglk_ctrl should always be set high to prevent unauthorized access. We found that only lower half of the reglk_ctrl is set from 8-bit input reglk_ctrl_i and higher bits are set to 0. Thus, all bits from 8-15 are set to 0 and should not be accessed for any read/write operation. In acc_wrapper.sv, at line 96, 98 and			This bug will lead to accessing peripheral device even when its register is in locked state (which ideally should have restricted its access).	Unprivileged software at user-level mode	One line verilog change in acct_wrapper.sv: reglk_ctrl[13] -> reglk_ctrl[3]

Mitigation suggestions

В	↓ D	E	F	G	Н	1	J	К	L	4
Team name	Security feature bypassed	₹ Finding	Location or code reference	Detection method =		Adversary profile =	Proposed =	CVSSv3.1 score and severity	CVSSv3.1 Details	÷
					other wrappers, all the secure data can be read out.	i				
	Register Lock Control signal unset	In access control register wrapper file, reglk_ctrl signal is responsible for reading/writing the signal for locked peripherals. All bits set to '1' of reglk_ctrl signal indicates the peripheral is locked otherwise bits set to '0' indicate normal operation. Therefore, by default reglk_ctrl should always be set high to prevent unauthorized access. We found that only lower half of the reglk_ctrl is set from 8-bit input reglk_ctrl_i and higher bits are set to 0. Thus, all bits from 8-15 are set to 0 and should not be accessed for any read/write operation. In acc_wrapper.sv, at line 96, 98 and	v, Line 96, 98 and 100.		This bug will lead to accessing peripheral device even when its register is in locked state (which ideally should have restricted its access).	Unprivileged software at user-level mode	One line verilog change in acct_wrapper.sv: reglk_ctrl[13] -> reglk_ctrl[3]	Medium (6.1)	CVSS:3.1/AV:L/AC:L/P R:L/UI:N/S:U/C:L/I:H/A N/RC:C Attack vector: Local. A person having read/write/execute access on the SoC car mount the attack. Attack complexity: Low An exploit code developed can suresho obtain access control of	A: A in w.

CVSS scoring details to determine severity of issue

В	4 D	E	F	G	н	1	J	К	L	• N
Team name = 3	Security feature = bypassed	Finding	Location or code = reference	Detection method =	Security impact =	, ,	Proposed =	CVSSv3.1 score and severity	₹ CVSSv3.1 Details ₹	Judges comments
					other wrappers, all the secure data can be read out.					
	Register Lock Control signal unset	signal is responsible for reading/writing the signal	v, Line 96, 98 and 100.		_	user-level mode	One line verilog change in acct_wrapper.sv: reglk_ctrl[13] -> reglk_ctrl[3]	Medium (6.1)	CVSS:3.1/AV:L/AC:L/P R:L/UI:N/S:U/C:L/I:H/A: N/RC:C Attack vector: Local. A person having read/write/execute access on the SoC can mount the attack. Attack complexity: Low. An exploit code developed can sureshot obtain access control of	Valid issue (5) + correctimpact analysis (5) + FPV usage to detect bug (50)

Scoring based on:

- Validity of issue
- Novelty of methodology used
- Correctness of security impact, mitigation, CVSS
- Conference theme based bonus
 - New tool bonus at DAC
 - Exploit bonus at USENIX Security

Special award for "cool" finds!

Manual vs <u>Automated</u> scoring



Competition: Phase 2 (Finals)

- Top 10 teams invited to participate in finals
- Phase 2 live at the conference
- Partnership with Synopsys
 - All necessary tools hosted on Synopsys cloud
 - Buggy design ported to cloud
 - Tool trainings provided to all finalists
- Travel grants to US-based finalists to attend in person
- Duration of 48 hours



black hat USA 2024

Competition: Phase 2 (Finals)

Live Scoreboard








Image: "Hacking SoC IP Under Pressure", SemiEngineering 2018 source



blackhat Competition: Phase 2 (Finals)

Winners Honored





Publications





Special Issue on Hack@DAC

- SoC Security Evaluation: Reflections on Methodology and Tooling Hardware Penetration Testing Knocks Your SoCs Off
- Hunting Security Bugs in SoC Designs: Lessons Learned Texas A&M Hackin' Aggies' Security Verification Strategies for the 2019 Hack@DAC Competition
 - Tutorial

 Merged Logic and Memory Fabrics for Accelerating Machine Learning Workloads
 - Real-Time Hardware Implementation of ARM CoreSight Trace Decoder









blackhat So Far... USA 2024

- Extended to USENIX Security (Hack@SEC) and CHES (Hack@CHES)
- 300+ teams participated from all over the world; 1000+ participants
- Industry participation too!
- Past winners now working in hardware security roles at top companies



Introduction

Value of Organizing HW CTFs

How Hack@DAC is Unique

Organizing Hack@DAC

Key Takeaways & Summary

blackhat Recap of 3 Top Challenges USA 2024







MITRE Hardware CWE

https://cwe.mitre.org

1194 - Hardware Design

- ■ C Manufacturing and Life Cycle Management Concerns (1195)
- —

 C Security Flow Issues (1196)
- —⊕ C Integration Issues (1197)
- —⊕ 🤦 Privilege Separation and Access Control Issues (1198)
- —⊕ 🤦 General Circuit and Logic Design Concerns (1199)
- —
 Core and Compute Issues (1201)
- —⊕ 🤦 Memory and Storage Issues (1202)
- —⊞ C Peripherals, On-chip Fabric, and Interface/IO Problems (1203)
- ■ C Security Primitives and Cryptography Issues (1205)
- —⊞ C Power, Clock, Thermal, and Reset Concerns (1206)
- —
 C Debug and Test Problems (1207)
- —⊞ Cross-Cutting Problems (1208)
- —
 C Physical Access Issues and Concerns (1388)
- 75+/110 CWE entries contributed by Intel
- Hack@DAC vulnerability and mitigation examples now added to several CWE entries
- "Hardware Security Failure Scenarios"



CWE-1245: Improper Finite State Machines (FSMs) in Hardware Logic

Weakness ID: 1245

<u>Vulnerability Mapping</u>: ALLOWED

Abstraction: Base

View customized information: Conceptual Operational Mapping Friendly Complete Custom

Description

Faulty finite state machines (FSMs) in the hardware logic allow an attacker to put the system in an undefined state, to cause a denial of service (DoS) or gain privileges on the victim's system.

▼ Extended Description

The functionality and security of the system heavily depend on the implementation of FSMs. FSMs can be used to indicate the current security state of the system. Lots of secure data operations and data transfers rely on the state reported by the FSM. Faulty FSM designs that do not account for all states, either through undefined states (left as don't cares) or through incorrect implementation, might lead an attacker to drive the system into an unstable state from which the system cannot recover without a reset, thus causing a DoS. Depending on what the FSM is used for, an attacker might also gain additional privileges to launch further attacks and compromise the security quarantees.

▼ Relationships

■ Relevant to the view "Research Concepts" (CWE-1000)

■ Relevant to the view "Hardware Design" (CWE-1194)

NatureTypeIDNameMemberOfIn the control of the control of

▼ Modes Of Introduction



▼ Applicable Platforms

(i) Languages

Class: Not Language-Specific (Undetermined Prevalence)

Operating Systems

blackhat Security-Aware Tooling & Bug Detection

- Security Test Case Generation and Bug Patching using GenAl/ LLMs
 - (Security) Assertions by Large Language Models (IEEE TIFS 2024)
 - Examining Zero Shot Vulnerability Repair with Large Language Models (IEEE Security and Privacy 2
 - Fixing Hardware Security Bugs with Large Language Models (arXiv)
 - On Prompting Hardware Security Bug Code Fixes by Prompting Large Language Models (IEEE TIFS
 - DIVAS: An LLM-based End to End Framework for SoC Security Analysis and Policy-based Protection (arXiv)
- Formal Verification
 - Sylvia: Countering the Path Explosion Problem in the Symbolic Execution of Hardware Designs (FMCA)
 - All Artificial, Less Intelligence: GenAl Through the Lens of Formal Verification (arXiv)
- Static Analysis
 - o Don't CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design (IEEE/ACM IC
- **Concolic Testing**
 - RTL-ConTest: Concolic Testing on RTL for Detecting Security Vulnerabilities (IEEE TCAD 2022)
- Hardware Information Flow Tracking
 - Cell-IFT: Leveraging Cells for Scalable & Precise Dynamic Information Flow Tracking in RTL (USFNIX Security 2022)





blackhat Key Takeaways for Academia USA 2024

- Hack@DAC SoC framework
 - Realistic threat model and security objectives
 - Closest available to commercial chip designs
 - Uncover new classes of security vulnerabilities
- Get invaluable hardware security assurance skills!
 - Mimic security teams at a chip design company
 - Develop a hacker mindset
- Competition format
 - provides equal access to participants from diverse backgrounds
 - Strong technical female participation
 - Facilitates participation from various geos/ time zones



Hack@DAC 2018 finals at San Francisco, CA

blackhat Takeaways for Industry USA 2024

- Improve in-house security assurance best practices
 - Exposure to new kinds of weaknesses
 - Planning for survivability features
 - Easier for functional verification teams to pick up security assurance
- New tools for identifying weakness classes
 - Publish <u>guides</u> on detection of classes of hardware security weaknesses
- Add security capabilities to today's functional tools
 - Address gaps of today's security verification tools to detect classes of vulnerabilities



blackhat Media Coverage USA 2024







Capture-the-Flag Competitions Need to Include Hardware

Learning Hardware Security Via Capture-The-Flag Competitions

Why Do We Need a Standardized Framework to Enumerate Hardware Security Weaknesses?







Intel Hardware CTF Competitions Drive Innovation for Next-Gen Secure Computing **Platforms**

Hacking SoC IP Under Pressure

Intel Harnesses Hackathons to Tackle Hardware Vulnerabilities

blackhat Black Hat Sound Bytes USA 2024

Hack@DAC has resulted in:

- Increased HW Security Awareness
 - MITRE HW CWE (<u>https://cwe.mitre.org</u>)
 - Corpus of weaknesses and code examples
- Availability of Open-sourced buggy SoCs
 - Realistic security features
 - CVE-inspired vulnerabilities
 - Complexity matching commercial chips
- Innovations in HW security tooling
 - Tools that detect and patch bugs at RTL
- Participants developed hacker mindset

Contact

Website: https://hackthesilicon.com/

Email: hackatevent@gmail.com





Lock signal for sensitive registers

Security sensitive register core_lock_reg is not locked

Attacker can overwrite security sensitive register

blackhat HW Vulnerability Example - Debug

State machine implementing password authentication logic for secure debug access

When opcode is DTM_PASS (for entering password), state change changes to WRITE

Attacker wants to enter password – but gets write access to chip internals through debug interface

```
case (state_q)
119
                   Idle: begin
                      // make sure that no error is sticky
120
                      if (dmi_access && update_dr && (error_q == DMINoError)) begin
121
122
                           // save address and value
                           address d = dmi.address;
123
124
                           data_d = dmi.data;
                           if ( (dm::dtm_op_e'(dmi.op) == dm::DTM_READ) && (pass_check | ~we_flag == 1) ) begin
125
126
                               state d = Read;
                           end else if ( (dm::dtm_op_e'(dmi.op) == dm::DTM_WRITE) && (pass_check == 1) ) begin
127
128
                           end else if (dm::dtm_op_e'(dmi.op) == dm::DTM_PASS) begin
129
                               state d = Write;
                               pass mode = 1'b1;
                           end
                           // else this is a nop and we can stay here
133
134
                       end
135
```

When in debug mode, return 0 when keys are read

debug_mode is not checked for key big2

```
Attacker can extract
key_big2 during debug
```

```
assign p_c_big
                  = {p_c[0], p_c[1], p_c[2], p_c[3]};
assign state_big = {state[0], state[1], state[2], state[3]};
assign key_big0
                   = debug_mode_i ? 192'b0 : {key0[0], key0[1], key0[2], key0[3], key0[4], key0[5]};
assign key_big1
                   = debug_mode_i ? 192'b0 : {key1[0], key1[1], key1[2], key1[3], key1[4], key1[5]};
assign kev big2
```