


LOGIC GATES:






HALF ADDER:


```
22
23 🖵 module HALF_ADDER(
24
        input a,
25 i
        input b,
26 :
       output sum,
        output carry
27
28
        );
29
        assign sum=a^b;
      assign carry=a & b;
30
31 🖨 endmodule
32
```






FULL ADDER:

```
22
23 
module FULL_ADDER(
         input a,
24
25
         input b,
         input cin,
26
27
         output sum,
28
         output cout
29
         );
30
         assign sum=a^b^cin;
31
         assign cout=(a&b) | (cin&(a^b));
32 🖨 endmodule
33
```





4*1 MULTIPLEXER:

```
22
23 module MUX 4 1(
24
           input d0,
25
           input d1,
26
           input d2,
27
           input d3,
           input [1:0] s,
28
29
          output y
30
           );
31
          reg y;
32 🖨
          always@(s)
33 🖯
          begin
                                                                  y_i
34 ⊡
          case(s)
           2'b00 : y=d0;
                                                        S=2'b00 I0
35
           2'b01 : y=d1;
                                                        S=2'b01 I1
36
                                                                      0
                                                        S=2'b10 I2
37
           2'b10 : y=d2;
38
           2'b11 : y=d3;
                                                         S=2'b11 I3
39 🖯
          endcase
                                                                    RTL_MUX
40 🗇
          end
                                    s[1:0]
41 \( \hat{\text{endmodule}} \)
42
```

