FSM COUNTER:

```
23 🖯
         module FSM(clk, reset, din, z);
24
              input wire clk, reset, din;
25
              output reg [1:0] z;
26
              reg [1:0] state;
             parameter s0=2'b00,s1=2'b01,s2=2'b10,s3=2'b11;
27
     0
28 🖨
              always @(posedge clk)
29 🖯
             begin
      0
30 ⊖
                  if(reset==0)
      0
                  state<=s0;
31
32
                  else
33 🗀
     0
                  state<=state;
34 🖨
              end
35 🖨
             always @(posedge clk)
36 ⊖
             begin
      \circ
37 🖨
              case (state)
38 ⊝
              s0: begin
39 ⊖
                  if (din==1)
      0
40
                  state<=s1;
41
                  else
     0
42 🖯
                  state<=state;
43 🖒
                  end
44 🖨
              s1: begin
     0
45 🖯
                 if (din==1)
46
      0
                  state<=s2;
47
                  else
     0
48 🗇
                  state<=state;
49 🖨
                  end
50 🖨
             s2: begin
     0
51 ⊖
                  if (din==1)
52
      0
                  state<=s3;
53
                  else
54 🗇
     \circ
                  state<=state;
55 🖒
                  end
56 🖨
               s3: begin
57 Ö
                   if (din==1)
58
                   state<=s0;
59
                   else
60 🖨
      0
                   state<=state;
61 🗇
                   end
62 🖒
               endcase
63
               z<=state;
64 🖯
               end
65 🖒
          endmodule
```

