

Carry Look Ahead Adder (CLA Adder)

→ Predict the carry ~~before~~ actually it is produced.


→ It is superior than full adder in term of speed and speed is more important feature of any digital circuit.

→ In full adder when we add two number A and B and let suppose both A and B are 4-bit numbers. The sum will take some time because it depends on carry.

and ~~time~~ this time is called propagation delay.

→ The propagation delay of sum and carry inside adder is different.

→ But we are more concerned about the propagation delay of carry.



$$C_i = G_i + P_i C_{i-1}$$

A	B	Cin	G	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Annotations on the left side of the table:

- $A \oplus B = 1$
- $Cin = 1$
- Output = 1
- $A \cdot B$

$$G_i = A \cdot B + (A \oplus B) \cdot Cin$$

$\nearrow G_i \quad \nearrow P_i$

Carry generator Carry propagator

$$C_0 = G_1 + P_1 C_{i-1}$$

$$C_i = G_i + P_i C_{i-1}$$

put $i=0$

$$C_0 = G_{1,0} + P_0 C_{-1} \quad (1)$$

put $i=1$

$$C_1 = G_{1,1} + P_1 C_0 \quad (2)$$

$$C_1 = G_{1,1} + P_1 (G_{1,0} + P_0 C_{-1})$$

$$C_1 = G_{1,1} + P_1 G_{1,0} + P_1 P_0 C_{-1}$$

put $i=2$

$$C_2 = G_{1,2} + P_2 C_1$$

$$C_2 = G_{1,2} + P_2 (G_{1,1} + P_1 G_{1,0} + P_1 P_0 C_{-1})$$

$$C_2 = G_{1,2} + P_2 G_{1,1} + P_2 P_1 G_{1,0} + P_2 P_1 P_0 C_{-1}$$

put $i=3$

$$C_3 = G_{1,3} + P_3 C_2$$

$$C_3 = G_{1,3} + P_3 (G_{1,2} + P_2 G_{1,1} + P_2 P_1 G_{1,0} + P_2 P_1 P_0 C_{-1})$$

$$C_3 = G_{1,3} + P_3 G_{1,2} + P_3 P_2 G_{1,1} + P_3 P_2 P_1 G_{1,0} + P_3 P_2 P_1 P_0 C_{-1}$$

$$G_{1,1} = A_1 \oplus B_1, \quad G_{1,0} = A_0 \oplus B_0$$

$$G_{1,2} = A_2 \oplus B_2$$

$$G_{1,3} = A_3 \oplus B_3$$

$$P_3 = A_3 \oplus B_3$$

$$P_2 = A_2 \oplus B_2$$

$$P_1 = A_1 \oplus B_1$$


$$P_0 = A_0 \oplus B_0$$

$$S_3 = A_3 \oplus B_3 \oplus C_2$$

$$S_2 = A_2 \oplus B_2 \oplus C_1$$


$$S_1 = A_1 \oplus B_1 \oplus C_0$$

$$S_0 = A_0 \oplus B_0 \oplus C_{-1}$$



Booth Multiplication Algorithm

- ⇒ The hardware implementation of Booth algorithm requires the register configuration as shown below.
- ⇒ We use register AC, BR and QR. Q_n designates the least significant bit of the multiplier in register QR.
- ⇒ An extra flip-flop Q_{n+1} is appended to QR for a double bit inspection of the multiplier.



Flowchart for Booth Algorithm

- ⇒ The flowchart for Booth algorithm is shown in fig next page. AC and appended bit Q_{n+1} are initially cleared to 0 and the sequence counter SC is set to a number n equal to the number of bits in the multiplier.
- ⇒ The two bits of the multiplier in A_n and A_{n+1} are inspected.


⇒ If the two bits are equal to 10, it means that the first 1 in a string of 1's has been encountered. This requires a subtraction of multiplicand from the partial product in AC.

⇒ If the two bits are equal to 01, it means that the first 0 in a string of 0's has been encountered. This requires the addition of the multiplicand to the partial product in AC.

⇒ When the two bits are equal i.e. 00 or 11 the partial product does not change.

⇒ The next step is to shift right the partial product and multiplier (including bit Q_{n+1}). This is an arithmetic shift right (ashr) operation which shifts AC and QR to the right and leaves the sign bit in AC unchanged.

⇒ The next step is the sequence counter (SC) is decremented and the computational loop is repeated n times.



Flowchart of Booth algorithm

\Rightarrow Show the step-by-step multiplication process using Booth algorithm of $(-9) \times (-13)$.

Soln

$$\therefore BR = -9, QR = -13, n = 5 \text{ bit}$$

$$\therefore 9 = 01001$$

one's complement of 1001 is

$$\cancel{00110} \quad 10110$$

two's complement

$$\begin{array}{r} 00110 \\ +1 \\ \hline \cancel{-9} \quad 01111 \end{array} \quad \begin{array}{r} 10110 \\ +1 \\ \hline = 10111 \end{array}$$

$$-9 = 10111$$

Now,

$$BR = 10111$$

~~SC = 5~~ $\underline{\underline{101}}$

$$13 = 01101$$

one's complement of 01101 is

$$\cancel{10010}$$

two's complement of 10010 is

$$\begin{array}{r} 10010 \\ +1 \\ \hline = 10011 \end{array}$$

$$-13 = 10011$$

$$QR = 10011$$

$$AC \oplus BR + 1 \\ = AC - BR$$

$Q_n Q_{n+1}$	$BR = 10111$ $\bar{BR} + 1 = 01001$	AC	QR	Q_{n+1}	SC
1 0	Initial Subtract BR ashr	00000	10011	0	101
1 1	ashr	01001	01001	1	100
0 1	Add BR	01001	11001	1	011
0 0	ashr	10111	11001	0	010
1 0	Subtract BR ashr	11001	01100	1	001
		01001	01011	0	000
		01001	01011	1	000

$$-9 \times -13 = 117 = 01110101 \quad \text{Any}$$

Q) Show the step-by-step multiplication process using Booth algorithm when the following binary numbers are multiplied. Assume 5-bit registers that hold signed numbers.

a) $(+15) \times (+13)$ b) $(+15) \times (-13)$

Solⁿ ⇒

Q Multiply (+4) and (-7) using booth multiplication algorithm and show the step by step procedure of multiplication.

Soln

Here multiplicand = +4

$$BR = 4$$

Multiplicand (QR) = -7

$$BR = +4 = +100 \text{ (in Binary)}$$

$$= 0100$$

$$\begin{array}{r} \overline{BR+1} = \\ + 1011 \end{array} \quad (2\text{'s complement})$$

$$\begin{array}{r} + \\ 1100 \end{array} \quad (-4)$$

Add 1 because last bit is 1

$$QR = -7$$

$$\begin{array}{l} +7 = +111 \\ 7 = 0111 \end{array}$$

2's complement of 7 is 1011

$$\therefore \Rightarrow 0111$$

$$= 1000 \quad (\text{one's comp})$$

$$\begin{array}{r} + \\ 1001 \end{array} \quad (-7 = 1001 = \underline{\underline{QR}})$$

$Q_n \ Q_{n+1}$	$BR = 0100$ $\overline{BR+1} = 1100$	AC	QR	Q_{n+1}	SC
	initial	0000	1001	0	100
1 0	Subtract BR i.e ADD $\overline{BR+1}$	1100	0100	1	011
	ash σ	1100	0100		
0 1	Add BR	+0100	0010	0	010
	ash σ	0010	0010		
0 0	ash σ	0001	0001	0	001
i . 0	Subtract BR i.e Add $\overline{BR+1}$	+1100	1100	1	000
	ash σ	1110	0100		End

So the Multiplication of $(+4) \times (-7) = -28 = \underline{\underline{11100100}}$ Ans

NOTE \Rightarrow How to check $-28 = 11100100$ for that we do 2's complement of +28 if it would be +28 then given Ans will be -28. i.e $+28 = 011100 = 11100011$

Array Multiplier

⇒ The multiplication of two binary numbers can be done with one microoperation by means of a combinational circuit that forms the product bits all at once. This ~~is~~ fast way of multiplying two numbers is known as Array Multiplier.

⇒ Consider the multiplication of two 2-bit numbers as shown in fig below. The multiplicand bits are b_1 and b_0 , the multiplier bits are a_1 and a_0 and the product is $c_3 c_2 c_1 c_0$.

⇒ The first partial product is formed by multiplying a_0 by $b_1 b_0$.


⇒ The multiplication of two bits such as a_0 and b_0 produces a 1 if both bits are 1. Otherwise it produces a 0.

⇒ This is identical to an AND operation and can be implemented with an AND gate.

⇒ As shown in fig, the first partial product is formed by means of two AND gates. The second partial product is formed by multiplying a_1 by $b_1 b_0$ and is shifted one position to the left.

⇒ The two partial product is added with two half-adder (HA).


NOTE → For j multiplier bits and K multiplicand bits we need $j \times K$ AND gates and $(j-1) \times K$ -bit adders to produce a product of $j+K$ bits.



Q) Draw a 4-bit by 3-bit array multiplier.

Soln \Rightarrow Let 4-bit of multiplicand are b_0, b_1, b_2, b_3 and 3-bit of multiplier are a_0, a_1, a_2
so, when we multiply

$$\begin{array}{r}
 & b_3 & b_2 & b_1 & b_0 \\
 & \times a_2 & a_1 & a_0 \\
 \hline
 a_0 b_3 & a_0 b_2 & a_0 b_1 & a_0 b_0 \\
 a_1 b_3 & a_1 b_2 & a_1 b_1 & a_1 b_0 \\
 a_2 b_3 & a_2 b_2 & a_2 b_1 & a_2 b_0 \\
 \hline
 c_6 & c_5 & c_4 & c_3 & c_2 & c_1 & c_0
 \end{array}$$



Division Algorithm

⇒ Division algorithm is used to divide the
⇒ two binary numbers.


eg: $\begin{array}{r} \text{Divisor} \\ | \\ 12 \end{array} \overline{) 169} \begin{array}{l} \text{Quotient} \\ \text{Dividend} \end{array}$

$$\begin{array}{r} 14 \\ -12 \\ \hline 49 \\ -48 \\ \hline 1 \end{array} \begin{array}{l} \text{Quotient} \\ \text{Dividend} \\ \text{Partial remainder} \end{array}$$


$$\begin{array}{r} 12 \rightarrow 1100 \\ 169 \rightarrow 10101001 \\ \hline \end{array} \begin{array}{r} 00001110 \rightarrow \text{Quotient} \\ 1100 \overline{) 10101001 \rightarrow \text{Dividend}} \\ \begin{array}{r} 1100 \\ -0100 \\ \hline 001100 \\ -001100 \\ \hline 000000 \\ -000000 \\ \hline 000001 \end{array} \end{array}$$

↓ Partial remainder

Hardware of Division Algorithm



Flowchart of Division Algorithm



ex Divide 111 by 011 using division algory.

SOM ⇒

$$\text{Divisor (BR)} = 011 = 0011$$

$$\text{Dividend (Q.R)} = 111$$

$$\overline{BR} + 1 = 1100$$

$$\overline{BR+1} = \overline{1101}$$

Operation

Initially
shift left

$$AC \leftarrow AC + \overline{BR} + 1$$

Set $Q_0 \leftarrow 0$

$$AC \leftarrow AC + BR$$

shift left

$$AC \leftarrow AC + \overline{BR} + I$$

Set $Q_0 \leftarrow 1$

shift left

$$AC \leftarrow AC + \overline{BR} + 1$$

Let $Q_0 < 0$

$$AC \leftarrow AC + BR$$

$$\begin{array}{r} 0.011 \\ \hline 0.001 \\ \hline \text{remainder} \end{array}$$

0 1 0

Quotient

$$\begin{array}{r} \text{Remainder} = 0001 \\ \text{Quotient} = 01 \end{array}$$

Ans

Q) Divide 1010 by 0011 using division algorithm.

IEEE Standard for Floating Point Numbers

→ In 1985, IEEE (Institute of Electrical and electronic Engineers) gave a floating-point numbers standard for both single precision and double precision floating point numbers.

→ In digital computers floating-point numbers consists of three part: ~~called significand or M~~ a sign bit, an exponent part (representing the exponent on a power of 2) and Fractional part called Significand or Mantissa.

Sign bit	Exponent	Mantissa or Significand
----------	----------	-------------------------

Floating-Point Representation

→ Here, sign bit will be always one either 0 for +ve or 1 for -ve

→ Exponent and Mantissa bits depends on whether it is single precision or double precision.

① Single Precision or 32-bit representation

IEEE has given the format for single precision as shown below:

→ 32-bit ←		
1-bit	8-bit	23-bit
Sign bit	Exponent	Significand or Mantissa

$$\begin{aligned} & -2^{n-1} \text{ to } 2^{n-1} \\ & -2^7 \text{ to } 2^7 \\ & -128 \text{ to } +127 \end{aligned}$$

Here, Since exponent bit = 8-bit

These bits are used for
 $00000000 \rightarrow 0$
 $11111111 \rightarrow \infty$

$$= 2^8 = 256 \text{ (i.e. } 0-255 \text{ values can be taken Maxm)}$$

$$0 \leq e \leq 255$$


$$= 2^7 = 128 \text{ (i.e. } 0-127)$$

$$-126 \leq e \leq +127$$

So, single precision uses excess 127 bias

Double-Precision or 64-bit representation

IEEE has given the format for double-precision as shown below



Here, exponent = 11-bit

$$2^{11} \Rightarrow 2048 \text{ (maxm values can be represent)}$$

$$2^{10} = 1024$$

$$\therefore 0 \leq e \leq 1023$$

$$\text{i.e. } -1023 \leq e \leq 1023$$

so, in double precision we uses excess-1023 bias for exponent

ex \Rightarrow Represent -307.1875_{10} in single precision and double precision formats.

$$\text{soln} \quad (307)_{10} \rightarrow (100110011)_2$$

$$0.1875 \rightarrow (0.0011)_2$$

$$-307.1875 \rightarrow -\underline{100110011} \cdot \underline{0011}_2$$

taking Normalized form

$$-307.1875_{10} = -1.001100110011 \times 2^{+8}$$

For single Precision \Rightarrow

$$-307.1875_{10} = -1.001100110011 \times 2^{+8}$$

Here sign bit = 1

Actual Exponent = 8

$$\text{Modified Exponent} = e + 127 = 8 + 127 = (35)_{10} = (1000011)_2$$

$$\text{Mantissa} = 00110011001100 \sim 0$$

1	10000111	00110011001100...
signbit	exponent	Mantissa

Double Precision \Rightarrow

$$S=1$$

$$\text{Actual exponent} = 8$$

$$\text{Modified exponent} = e + 1023$$

$$= 8 + 1023 = (1031)_0$$

$$= 10000000111_2$$

$$\text{Mantissa} = 00110011001100...$$

1-bit	11	52-bit
1	10000000111	00110011001100...

Sign bit exponent Mantissa

$$(11001100) \leftarrow (100)$$

$$(1100.0) \leftarrow 2F81.F08$$

$$1100.110011001100 \leftarrow 2F81.F08$$

$$3+ \text{ bits of exponent} \leftarrow 2F81.F08$$

$$6x10+110.01 \rightarrow 0.11 = 2F81.F08$$

$$3x10+0110.0011001100 \leftarrow 2F81.F08$$

$$1 = 11000000000000000000000000000000$$

$$8+11000000000000000000000000000000$$

Logic Microoperations

⇒ Logic microoperations specify binary operations for strings of bits stored in registers.

Ex ⇒ $R_3 : R_4 \leftarrow R_1 \oplus R_2$


It is a XOR microoperation with the contents of two registers R_1 and R_2 .

⇒ There are 16 different logic operations that can be performed with two binary variables, most computers use only four - AND, OR, XOR and complement from which all other can be derived.

⇒ Fig in next page shows one stage of circuit that generates the four basic logic microoperations. It consists of four gates and a multiplexer.

⇒ Each of the four logic operations is generated through a gate that performs the required logic. The outputs of the gates are applied to the data inputs of the multiplexer.

→ The two selection inputs s_1 and s_0 choose one of the data inputs of the multiplexer and direct its value to the output.



one stage of Logic circuit

s_1	s_0	output	operation
0	0	$E = A \wedge B$	AND
0	1	$E = A \vee B$	OR
1	0	$E = A \oplus B$	XOR
1	1	$E = \bar{A}$	Complement

Function Table

- ② Design a digital circuits that perform four logic operations exclusive-OR, exclusive-NOR NOR and NAND. Use two selection variables. Draw logic diagram of one typical stage?

Applications of Logic Microoperations

Selective-Set \Rightarrow The selective-set operation sets to 1 bits in register A where there are corresponding 1's in register B. It does not affect bit positions that have 0's in B.

ex \Rightarrow

$$\begin{array}{r} 1010 \quad A \text{ before} \\ 1100 \quad B \text{ (logic operand)} \\ \hline 1110 \quad A \text{ After} \end{array}$$

\Rightarrow It is an OR operation, so OR microoperation can be used to selective-set.

Selective-Complement \Rightarrow

The selective complement operation complements bits in A where there are corresponding 1's in B. It does not affect bit positions that have 0's in B.

ex \Rightarrow

$$\begin{array}{r} 1010 \quad A \text{ before} \\ 1100 \quad B \text{ (logic operand)} \\ \hline 0110 \quad A \text{ after} \end{array}$$

\Rightarrow It is an XOR microoperation.

Selective-clear \Rightarrow

The selective-clear operation clears to 0 the bits in A only where there are corresponding 1's in B.

ex \Rightarrow

$$\begin{array}{r} 1010 \quad A \text{ before} \\ 1100 \quad B \text{ (logic operand)} \\ \hline 0010 \quad A \text{ after} \end{array}$$

\Rightarrow It is a $A \leftarrow A \wedge \bar{B}$ microoperation.

Mask operation \Rightarrow It is similar to selective-clear operation except that the bits of A are cleared only where there are corresponding 0's in B.

ex \Rightarrow

1010 A before

1100 B (logic operand)

1000 A after masking

\Rightarrow It is AND microoperation.

Insert \Rightarrow

The insert operation inserts a new value into group of bits. This is done by first masking the bits and then ORing them with the required value.

for example, suppose that an A register contains eight bits 01101010. To replace the four leftmost bits by the value 1001 we first mask the four unwanted bits;

01101010 A before

00001111 B (mask)

00001010 A After masking

and then insert the new value:

00001010 A before

10010000 B (insert)

10011010 A after insertion

insert is an OR microoperation.

Clear \Rightarrow The clear operation compares the words in A and B and produces an all 0's result if the two numbers are equal. This is achieved by an XOR microoperation.

ex \Rightarrow

1010 A

1010 B

0000 A $\leftarrow A \oplus B$

Shift Microoperations


Shift microoperations are used for serial transfer of data. There are three types of shifts microoperations.

- ① logical shift microoperation
- ② Circular shift microoperation
- ③ Arithmetic shift microoperation

① logical shift microoperation ⇒ A logical shift is one that transfer 0 through the serial input.


there are two types of logical shift microoperation

- ② logical shift left (shl) ⇒



- ③ logical shift right (shr) ⇒

$$R1 \leftarrow \text{shr } R1$$



② Circular shift Microoperation ⇒ The circular shift calculates the bits of the register around the two ends without loss of information. There are two types of circular shift.

- a. circular shift left ⇒ (cil)

$$R \leftarrow \text{cil } R$$

(before)


1	1	0	1	0	1	1	0	1
---	---	---	---	---	---	---	---	---

(after)

1	1	0	1	0	1	1	0
---	---	---	---	---	---	---	---

⑥ Circular Shift right \Rightarrow (cir)


$$R \leftarrow \text{cir } R$$



⑦ Arithmetic Shift microoperation \Rightarrow An arithmetic shift is a microoperation that shifts a signed binary number to the left or right. The sign bit must be same.


⑧ Arithmetic shift left \Rightarrow (ash.l)

$$R \leftarrow \text{ash.l } R$$



⑨ Arithmetic shift right \Rightarrow (ash.r)

$$R \leftarrow \text{ash.r } R$$



NOTE \Rightarrow in Arithmetic shift left if leftmost two bits are unequal then overflow condition occurs.

Q


An 8-bit register contains the binary value 10011100. What is the register value after an arithmetic shift right? Starting from the initial number 10011100, determine the register value after an arithmetic shift left, and state whether there is an overflow.

Soln


Given 8-bit register with binary value

1	0	0	1	1	1	0	0
---	---	---	---	---	---	---	---

Register value after arithmetic shift right



Now, starting from initial number, arithmetic shift left will be





Here, overflow because a negative number changed to positive number.

Q Starting from initial value $R = 11011101$, determine the sequence of binary value in R after logical shift left, followed by circular shift right, followed by logical shift right and circular shift left.

SOP \Rightarrow given $R = [1|1|0|1|1|1|0|1]$

logical shift left: 

circular shift right: 

logical shift right: 

⑥ Register A holds the 8-bit binary 11011001.
Determine the B operand and the logic microoperation to be performed in order to change the value in A to :

a. 01101101

b. 11111101

SOP \Rightarrow given Register A binary value = 11011001
 $B = 10110100$

a.

change value of $A \leftarrow A \oplus B = \underline{\underline{01101101}}$

so, $B = 10110100 \text{ Ans}$


b. A value = 11011001
 $B \underline{\underline{11111101}} \text{ (OR)}$

change value of $A \leftarrow A \vee B = \underline{\underline{11111101}}$

so, $B = \underline{\underline{11111101}} \text{ Ans}$

Arithmetic Logic Shift Unit (ALU)

⇒ The arithmetic, logic and shift unit circuit can be combined into one ALU with common selection variables. Input A_i and B_i are applied to arithmetic and logic unit. Selection variable S_3 and S_0 select the arithmetic and logic microoperation.



- ⇒ A 4x1 multiplexer at the output chooses between an arithmetic output D_i and a logic output E_i , and shift left and shift right.
- ⇒ The other two data inputs to the multiplexer receive inputs A_{i-1} for the shift right and A_{i+1} for shift left operation.
- ⇒ The input carry C_i must be connected to output carry C_{i+1} in sequence.
- ⇒ The above circuit provides eight arithmetic operation, four logic operation and two shift operations.
- ⇒ Each operation is selected with the five variables S_3, S_2, S_1, S_0 and C_i . The input carry C_i is used for selecting an arithmetic operation only.
- ⇒ When $S_3 S_2 = 00$, first eight arithmetic operation are selected.
- ⇒ When $S_3 S_2 = 01$, next four logic operation are selected. The input carry C_i has no effect during the logic operation and is shown by don't care X.

⇒ The last two operations are shift operations when $S_3 S_2 = 10$

Shift right operation is selected.

When $S_3 S_2 = 11$ Shift left operation is selected.

Operation Select				operation	Function
S_3	S_2	S_1	S_0	C_{in}	
0	0	0	0	0	$F = A$ Transfer A
0	0	0	0	1	$F = A + 1$ Increment A
0	0	0	1	0	$F = A + B$ Addition
0	0	0	1	1	$F = A + B + 1$ Add with carry
0	0	1	0	0	$F = A + \bar{B}$ Subtract with borrow
0	0	1	0	1	$F = A + \bar{B} + 1 = A - B$ Subtraction
0	0	1	0	0	$F = A - 1$ Decrement A
0	0	1	1	0	$F = A$ Transfer A
0	0	1	1	1	$F = A \wedge B$ AND
0	1	0	0	X	$F = A \vee B$ OR
0	1	0	1	X	$F = A \oplus B$ XOR
0	1	1	0	X	$F = \bar{A}$ Complement A
0	1	1	1	X	$F = \bar{A}$ to shift right A
1	0	X	X	X	$F = ShRA$ Shift right A
1	1	X	X	X	$F = ShLA$ Shift left A

Function table for Arithmetic shift unit