

UNIT - I

Date _____

STRUCTURE OF DESKTOP COMPUTER




Fig- CPU


memory → Primary memory [RAM]
Secondary memory

→ Primary memory are fast, small & expensive.
They store programs & active data.
Temporary storage

→ Secondary memory are large, slow & cheap.

e.g. Magnetic tape, Magnetic disks.

- CPU**
- Brain of Computer
 - It controls all internal & external devices
 - Controls the memory usage
 - Controls the sequence of operation
 - It performs arithmetic & logical operations



⇒ **ALU** - [Add, Subtract ...] Arithmetic operation
 [AND, OR, NOT ...] Logic operation

⇒ **CU** - [Control & Co-ordinate activities among all functional units]
 Function → Fetch instruction from memory
 → Decode [Identify the operation]
 → Execute instruction

⇒ **CPU Register** - It are generally of 2 type.
 a) Special Purpose Register
 b) General "

⇒ **Register** - A group of flip-flop used to store data.
 (a word) { 1 flip flop can store 1 bit of data (bit)}

→ It is high speed temporary storage space for holding data, address & instructions during processing the instruction.

→ Unlike memory, registers are directly accessed by name not by address.

→ Registers may be 8/16/32/64/128 bit depending upon its use.

- To perform execution of instruction CPU contains number of registers called as special purpose registers.
- Special purpose registers is used to store data or address at a time but not both simultaneously.
 - * Program Counter (PC)
 - * Instruction Register (IR)
 - * Memory address register (MAR)
 - * Memory data register (MDR)
 - * Accumulator.

① Program Counter - It is used to store address of next instruction to be executed.

② Instruction Register - It is used to hold the instruction that is currently being executed.


→ Control unit access the content of IR to send the control signals to various processing elements to execute the given instruction.

③ Memory address Register (MAR) - The MAR holds the address of main memory to or from which data is to be transferred.

④ Memory data register (MDR) - Also known as memory buffer register.

* It contains the data to be written into or read from the addressed word of the MM.

⑤ Accumulator - It holds the result generated by ALU



b) General purpose Registers

→ Access time of registers is lowest hence they are used to store frequently used data.

→ GPR are used to hold operand for arithmetic & logic operations & for storing the result of the operation & memory location address.

[data / add]

- It is multipurpose registers.
- It may be used by programmer or user.
- CPU has 8 general purpose registers each capable of storing 32-digit binary numbers (32-bits).

→ In addition 32-bit data, they can also store 16 or 8-bit data.

→ Registers described in instruction as -

Store

Instruction

32bit data → ER₀ ER₁ ER₂ ER₃ ER₄ ER₅ ER₆ ER₇

16 bit data → E₀-E₇, R₀-R₇.

8 bit data → R₀H, R₀L, R₁H, R₁L, ---, R₇H, R₇L.






fig. General Purpose Registers.


eg: ① ADD.B R₀L, R₁H (8 bit addition)
B → byte (8 bits)



② ADD.W R₀, E₁ (16 bit addition) W → word.




③ ADD-L ERO, ER₁, ER₂ (32 bit addition)



② ~~Bus~~ BUS

In computer system, bus is used to connect 2 or more devices.

It can send information from 1 device to another.



③ Types of Bus - There are 2 types of bus.

① Internal Bus / System bus

② External Bus / Peripheral bus / Expansion bus

→ System bus / internal bus


- These buses connect processor with memory input & output devices.

- There are 3 types of System bus.

(a) Data bus - bi-directional

(b) Address bus - Uni - "

(c) Control bus - bi - "



→ Databus sends data. It is of different sizes, like 8 bit, 16 bit, 32 bit, 64 bits etc.



→ 8 bit data bus, contains 8 wires each carrying 1-bit data.

→ Address bus takes address. It can be of different sizes.

→ Control bus takes control signals.

3) External bus / Peripheral bus

- These buses connect external device with processor & memory.

EISA → Extended Industry Standard Architecture.

MCI → Media Control Interface

SCSI → Small computer system Interface

PCI → Peripheral controller interconnection


AGP → Accelerated Graphics Port [grey in color]

PCI-X → Peripheral controller interconnection express

USB → Universal serial bus.

Date _____

Bus Architecture



Bus Arbitration -

* Bus arbitration is a process which devices requesting to use the system bus, which one to grant access of bus.

→ There are 2 types of bus arbitration.

- ④ Centralized bus arbitration
- ⑤ Distributed " "

⑥ Centralized bus arbitration

- A single bus device (CPU DMA controller) is used to acts as arbiter (selector) to decide among a number of devices that which one will use the bus firstly.

It is of three types -

- i) Daisy chaining arbitration
- ii) Polling
- iii) Independent request

⑦ Distributed bus arbitration

- Every device is involved in the selection of which one will use the bus firstly.

• * Daisy chaining method -


- In this method, the device which is closer to the bus controller / arbiter will be allowed to use the bus first.

3 control signals are used -

⑧ Bus Request :- It is used by devices to make a request for bus.

⑩ Bus Busy :- It is used to show that bus already used by other devices.

⑪ Bus GRANT - It is used to allow a device to grant access of bus.



- When any device need the bus or want to become a bus master it sends the bus request to bus arbiter.

- Bus arbiter sends the bus grant & send bus busy line to all other devices.

* Bus Master - A device that initiate bus transfer on the bus at any given time is called bus master.

- Bus grant firstly goes to device 1. If device 1 sends all its data then it release it to the next device.

Advantages -


- * It has simple circuit.
- * Low cost due to simple circuit.
- * we can attach or remove anything.

Disadvantages -

- * It has simple circuit low speed.
- * It is not reliable because if one device will fail the entire system will fail.
- * Low Priority device will have wait for long time if always high priority device will have data to send.

⑧ # POLLING METHOD

- ° In this method, a set of Poll or Polling count lines are used to select a device from a number of devices requesting for a bus.



Here, No. of devices = 8

" " Poll dials = 2 = 3

Poll lines = Poll address = 3

And,

Address lines = 3 i.e. 3 bit address Then
address will be 000, 001, 010, 011, 100, 101, 110, 111
for device 1 to Device 8 respectively.

- The bus arbiter based on the priority of devices allow the device having highest priority among the requested devices.
- In this method a num of device make a request for bus using "Bus Request" line.
- Bus arbiter first check "Bus Busy line & if it is free then bus arbiter active "Poll count lines" based on priority & grant permission to acquire the system bus.

Advantages - ① low cost due to common bus.
② If one device will fail then the entire system doesn't fail.

Disadvantages - ① Poll count lines increase as no. of devices increase & might be need the whole address for every device again.

8

Independent request Bus arbitration

- o In this method each device make a bus request using separate "Bus request control lines".
- o Bus arbiter grant bus access to a device using separate "Bus grant control line".
- o All devices uses common "Bus Busy Control line".
- o The bus arbiter allocates the bus to the device having "highest priority among a number of requesting devices".

Advantages-

- ① Adding & removing devices is easy.
- ② Fast arbitration due to independent bus request & bus grant lines.

Disadvantages-

- ① No. of Control lines increase.
- ② High cost due to number of control lines increased.




Fig - Independent Request for Bus arbitration.

(P)

→ Register
→ Arithmetic
→ Logic
→ Shift

Date _____

Micro - Operations

- * A micro-operation is an elementary operation performed with the data stored in registers.
- * In digital computer, thus all four types of micro operations are performed -

- a) Register Transfer / Register Transfer micro-operation / Register transfer language.
- b) Arithmetic microoperations
- c) Logic microoperations
- d) Shift "

② Register Transfer Micro-operation

- The symbolic notation used to describe the microoperation transfer among registers is called a Register transfer language (RTL).
- A register transfer language is a system for expressing in symbolic form the microoperation sequences among the registers of a digital module.
- Information transfer from one register to another register is denoted in symbolic form as shown below -
$$[R_2 \leftarrow R_1]$$
- denotes a transfer of the content of register R_1 into register R_2 .

- In digital computer the transfer occur only under a pre-determined control condition. In RTL this can be shown by means of IF - then statement.

$\text{if } (P = 1) \text{ then } (R_2 \leftarrow R_1)$


where P is a control signal generated in control section.

- It is sometimes converted to separate the control variable from the register transfer operation by specifying a control function.
- A control function is a boolean variable that is equal to 1 or 0. The control function can be included in the above statement as

$P : R_2 \leftarrow R_1$

Here, the control condition is terminated with a colon, the transfer operation executed by the h/w only if $P=1$.

- Every statement written in a register transfer language implies a h/w construction for implementing the transfer.
- Figure below shows the block diagram that shows the above transfer from R_1 to R_2 .




- The n O/P of register R_1 are connected to the n input of register R_2 .
- Register R_2 has a load i/p that is activated by the control variable P .
- A common is used to separate 2 or more operation that are executed at the same time the statement.

$T: R_2 \leftarrow R_1, R_1 \leftarrow R_2$

denotes an operation that exchange the content of 2 register during 1 common clock when $T = 1$.

Example — Show the block diagram of the bus implements the following register transfer statement.

$YT_2 : R_2 \leftarrow R_1, R_1 \leftarrow R_2$



①

- Represent the following conditional control statement by 2 register transfer statement with control function .

$\text{if } (P = 1) \text{ then } (R_1 \leftarrow R_2) \text{ else if } (Q = 1)$
 $\text{then } (R_1 \leftarrow R_3)$

The above 2 register transfer statements with control function can be shown as below -


$$\begin{aligned} P : R_1 &\leftarrow R_2 \\ P'Q : R_1 &\leftarrow R_3 \end{aligned}$$

②

- Draw the block diagram for the b/w that implement the following statements -

$$x + yz : AR \leftarrow AR + BR$$

where AR & BR are two n bit register & x, y & z are control variables include the logic gates for the control function



2) Arithmetic microoperation


- Addition $(R_1 \leftarrow R_1 + R_2)$
- Subtraction $(R_1 \leftarrow R_1 - R_2)$
- Increment $(R_1 \leftarrow R_1 + 1)$
- Decrement $(R_1 \leftarrow R_1 - 1)$

3) Logic microoperation -


- AND $(R_1 \leftarrow R_1 \wedge R_2)$
- OR $(R_1 \leftarrow R_1 \vee R_2)$
- NOT $(R_1 \leftarrow \bar{R}_1)$
- NAND $(R_1 \leftarrow \bar{R}_1 \wedge \bar{R}_2)$
- XOR $(R_1 \leftarrow R_1 \oplus R_2)$

4) Shift micro-operation

In shift micro-operation we shift the register bits in serial order.



* Left Shift - $R_1 \leftarrow \text{sh.l} R_1$



* Right Shift $R_1 \leftarrow \text{sh.r} R_1$



Bus Transfer


Date _____

- A bus transfer consists of a set of common lines.
- For each bit of a register through which binary information is transferred at a time - control signals determine which register is selected by the bus during each particular register transfer.

One way of constructing a common bus system is with multiplexers.

The multiplexers select one source register whose binary information is then placed on the bus. The connection of a bus system for four registers is shown below.

Each register has 4 bits, numbered 0 through 3. The bus consists of 4×1 multiplexer each having 4 data inputs 0 through 3, & 2 selection inputs S_1 & S_0 .



Bus System for four Registers

realme Shot by Vinod Kumar

The selection lines choose the four bits of one register & transfer them into the four-line common bus.

S_0	S_1	Register Selected
0	0	A
0	1	B
1	0	C
1	1	D

When $S_{S0} = 00$, the n data inputs of all four multiplexers are selected & applied to the outputs that form the bus. This causes the bus line to receive the content of Register A.

Note - In general, a bus system will multiplex K registers of n-bit each to produce an n-line common bus.

The number of multiplexers needed to construct the bus is equal to n times the number of bits in each register.

The size of multiplexer must be $K \times 1$.

Example - Q A digital computer has a common bus system for 16-registers of 32 bits each. The bus is constructed with multiplexers.

- (a) How many selected inputs are there in each multiplexers?
- (b) What size of multiplexer are needed?
- (c) How many multiplexers are there in the bus?

32

① Num. of multiplexen = No of bits each register 32'
② size of " = No of registers. Date 16 -

Solve - Digital computer has 16 register of 32 bits
each i.e. num. of bits in each register
= 32 bits.

③ The num. of multiplexer needed to construct the bus = number of bits in each register.

∴ Number of mux = 32.

④ No. of register K = 16

size of multiplexer = 16×1

⑤ Since size of multiplexer = 16×1
 $= 2^4 \times 1$

So there are 4 selection inputs in each multiplexer.

12

Memory Transfer

- The transfer of information from a memory word to the outside environment is called read operation.
- The transfer of new information to be stored into the memory is called a write operation.
- It is necessary to specify the address of memory (M) when memory transfer operations occurs.

Example - A memory unit that receives the address from a register called address register (AR). The data are transferred to another register called the data register (DR).

⇒ The read operation can be stated as Read : $DR \leftarrow M[AR]$

WORD	DATA
1000	A
1001	B
1010	C
1011	D

⇒ The write operation can be stated as write: $M[AR] \leftarrow R$,

because the transfer of R1 register into the memory

The following transfer statement specify a memory to explain the memory operation in each case :

- (a) $R_2 \leftarrow M[AR]$ Read
- (b) $M[AR] \leftarrow R_3$ Write
- (c) $R_5 \leftarrow M[R_5]$ Read

(a) $R_2 \leftarrow M[AR]$

⇒ Read memory word specified by the address in AR in to register R_2 .

(b) $M[AR] \leftarrow R_3$

write content of register R_2 into the memory word specified by the address in AR.


(c) $R_5 \leftarrow M[R_5]$

Read memory word specified by the address in R_5 & transfer content to R_5 .

13

Processor organization

Date _____




- a) The design of a CPU is a task that in large part involves choosing the how for implementing the machine instruction.
- b) The user who programs the computer in machine or assembly language must be aware of the register set the memory structure the type of data supported by the instruction & the function that each instruction performs.

14

General Register Organization.

- It is more convenient & more efficient to store the intermediate value of ALU in processor registers.
- when a large number of registers are included in the CPU , it is most efficient to connect them through a common bus system.
- The register communicate with each other not only for direct data transfer but also while performing various micro-operations.

- A bus organization for Seven CPU registers is shown in figure below.
- The output of each multiplexer to form the 2 buses A & B.
- The selection lines in each multiplexer select one register or the input data for the particular bus.
- The A & B buses form the input to a common ALU.



(15)

⑤ Register set with Common ALU

The control unit that operates the CPU bus system directs the information flow through the registers & ALU by selecting the various component in the system.

for Example - to perform the operation :-

$$R_1 \leftarrow R_2 + R_3$$

The control unit must provide binary selection variables to the following selector inputs -

- ① MUX Selector [SEL A] :- to place the content of R_2 into bus A.
- ② MUX Selector [SEL B] :- to place the content of R_3 into bus B
- ③ ALU operation Selector :- to provide the arithmetic addition ($A + B$) .
- ④ Decoder destination Selector [SEL D] :- The content of the output bus into R_1 .

CONTROL WORD

SEL A	SEL B	SEL D	OPR
3 bits	3 bits	3 bits	5 bits

- ⇒ There are 14 binary selection inputs in the unit & their combined value specifies a control word.
- ⇒ 3 fields contain 3 bits each & 1 field has 5 bits.
- ⇒ The 3 bits of SEL A select a source register for the A input of the ALU.
- ⇒ The 3 bits of SEL D select a destination register using the decoder & its 7 load output.
- ⇒ The 5 bits of OPR select one of the operation in the ALU.

17
@

STACK ORGANISATION

Date _____

- ① A stack is a storage device that stores information in such a manner that, the item stored last is the first item retrieved.
- ② The stack in digital computer is a memory unit. The register that holds the address for the stack is called **Stack Pointer [SP]**. because its value always point at the top item in the stack.
- ③ There is a data register which hold data.
- ④ The 2 operation of stack are the insertion & deletion of item.
- ⑤ The operation of stack of insertion is called **PUSH**.
- ⑥ The operation of deletion is called **POP**.

Note - Nothing is pushed or popped in a computer stack.

These operation are simulated by increment & decrement the **STACK POINTER REGISTER**.

SP	→	000	4
		001	3
		010	2
		011	1


~~①~~ TYPES OF STACK ORGANISATION

- (a) Register Stack
- (b) Memory Stack

~~a~~ Register Stack

A stack which can be organized as a collection of a finite number of registers is called Register Stack.

Fig: below show the organization of a 64 word register stack



⇒ In a 64 word stack, the Stack Pointer contains 6 bit because $2^6 = 64$.

Since SP has only six bits, it can't exceed a number greater than 63 [111111 binary] when 63 is incremented by 1 the result is 0 since.

$$\begin{array}{r}
 111111 \\
 + 1 \\
 \hline
 000000
 \end{array}$$

DR

SP

3996	3997	3998	3999	3999

DATA STRUCTURE

Memory Stack

A block which can be organized as a collection of a finite number of memory word is called Memory Stack.

MEMORY STACK

FULL \rightarrow { Stack full & stack overflow }

{ Stack Stack is empty }

If ($SP = 0$), then { EMPTY \rightarrow T }

$SP \rightarrow SP - 1$ { Decrements the SP }
The top of stack

DR \rightarrow H(SP) { Read item from stack }


Micro operations.

Stack if the stack is full.
With the following sequence of
operations a new item can be added from

• POP :

Date _____

⑥ Stack will be safely deleted from Q.



⑤

Total will be item = 64

Stack will be already full

$M(SP) \rightarrow DR$

$SP \rightarrow SP + 1$

⑦

⑧ $EMPTY = L + FULL = 0$

⑨ $FULL = L + EMPTY = 0$

Item is the attack if

Let $SP = 000000$ in the attack how many item are

⑩

All pop item is in the stack.

All SP is back from the stack to point of

$SP \rightarrow SP + 1$

$DR \rightarrow M(SP)$

The POP operation is - A new item is added with

POP Operation

This attack pointer is decremental so that at points at the address of the word.

$SP \rightarrow SP - 1$

$M(SP) \rightarrow DR$

With the push operation as

PUSH Operation

A new item is inserted

A stack is organized such that SP always points at the next empty location on the stack. This means that SP can be initially to 4000 + the first item in the stack stored in location 4000. [Memory Stack] During the microoperation for PUSH & POP operation

PUSH	\Rightarrow	$SP \leftarrow SP - 1$	Program ... 2000
		$M(SP) \leftarrow DL$	Stack
			3000
			3997
			3999
			4000

POP	\Rightarrow	$DL \leftarrow M(SP)$	Program ... 2000
		$SP \leftarrow SP + 1$	Stack
			3000
			3997
			3999
			4000

Reverse Polish Notation [RPN]

A stack organization is very effective for evaluating arithmetic expressions.

Arithmetic Expression

$A * B + C * D$ is called Infix notation

To evaluate this arithmetic expression it is necessary to compute the product A*B first, then product while computing C*D & then sum the two products. So in infix notation it is necessary to scan back & forth along the expression to determine the four operations to be performed.

Arithmetical expression can be represented in
Prefix notation (Polish Notation) places the
operator before the operands.
Example - $A+B$ infix notation
 $+AB$ Prefix or Polish Notation.

The Postfix Notation referred to as
Reverse Polish Notation. Places the
operator after its operands.
Example - $A+B$ infix notation
 $AB+$ Postfix

The RPN is in a form suitable for stack
manipulation

~~Conversion To RPN~~

we first perform all arithmetic inside inner
parenthesis then inside outer parenthesis & do
multiplication & division operations before
addition & subtraction operations.

Exapmle -

$$\begin{aligned}
 & (A+B)*[C*(D+E)+F] \\
 & AB+ * [C * D E + + F] \\
 & AB+ * [C D E + * F +] \\
 & AB+ C D E + * F + *
 \end{aligned}$$

Evaluation of Arithmetic Expressions

To process constant or first converting the given arithmetic expression into its equivalent RPN.

The operators are pushed onto the stack in the order in which they appear.

The following microoperations are executed with the stack when an operation entered in a calculator or in a computer.

The two topmost operands in the stack are used for the operation.

The stack is popped if the result of the operation replaced the lower operand.

By pushing the operands into the stack continuously & performing the operations as defined above, the expression is evaluated in the proper order & the final result remains on top of the stack.

Convert the following numerical expression into reverse Polish notation & show the stack operations for evaluating the numerical result.

$$(3 * 4) + (5 * 6)$$

Convert in RPN

$$3 \ 4 \ * \ + \ 5 \ 6 \ *$$

Date:

3	↑	*	5	↑	6	↑	5	↑	30	↑	42
3	↑	*	5	↑	6	↑	5	↑	30	↑	42
3	↑	*	5	↑	6	↑	5	↑	30	↑	42
3	↑	*	5	↑	6	↑	5	↑	30	↑	42
3	↑	*	5	↑	6	↑	5	↑	30	↑	42

Q. Convert the following numerical arithmetic expression in RPN & show the stack operation for evaluation the numerical result.

(3+4) * [10*(2+6) + 8]

$$3 \ 4 \ + \ [\ 10 \ 2 \ 6 \ + \ + \ 8 \]$$

$$3 \ 4 \ + \ [\ 10 \ 2 \ 6 \ + \ * \ + \ 8 \]$$

$$3 \ 4 \ + \ [\ 10 \ 2 \ 6 \ + \ * \ 8 \ + \]$$

$$3 \ 4 \ + \ 10 \ 2 \ 6 \ + \ * \ 8 \ + \ *$$

3	↑	*	4	↑	2	↑	6	↑	8	↑	8
3	↑	*	4	↑	2	↑	6	↑	8	↑	8
3	↑	*	4	↑	2	↑	6	↑	8	↑	8
3	↑	*	4	↑	2	↑	6	↑	8	↑	8
3	↑	*	4	↑	2	↑	6	↑	8	↑	8

$$(3+4)(10(2+6)+8)$$

$$(3+4)*[10*(2+6)+8]$$

$$3 \ 4 \ + \ * \ [\ 10 \ 2 \ 6 \ + \ + \ 8 \]$$

$$3 \ 4 \ + \ * \ [\ 10 \ 2 \ 6 \ + \ * \ 8 \ + \]$$

$$3 \ 4 \ + \ 10 \ 2 \ 6 \ + \ * \ 8 \ + \ *$$

Ques 2) INSTRUCTION

- * Computer instructions are set of machine language instructions that a particular processor understands & executes.
- * A computer performs tasks on the basis of the instruction provided.

Instruction Formats

- * CPU fetches instructions from memory & it is the function of Control Unit to interpret each instruction code & provide the necessary control functions needed to process the instruction.
- * Every instruction divided into 3 fields & known as Instruction Format.

Mode	Opcode	Address Field
------	--------	---------------
- * Mode Field - It specifies the way the operand (data) or effective address is determined.
- 2) Operation Code Field - OPCODE = It specifies what operation to be performed
- 3) Address Field - It shows the memory address or a processor register address.

* The number of address field in the instruction format of a computer depends on the internal organisational of its registers.

* Most computers fall into one of 3 types of PU organizations.

- ① Single accumulator Organization
General register "
- ② Stack Organization

→ Single Accumulator Organization

An accumulator Organization all operations are performed with an implied accumulator register.

The instruction format of this type of computer uses one address field.

$$\begin{array}{l} \text{ADD } X; \\ AC \leftarrow AC + M[X] \end{array}$$

where X is the address of Operand (data). AC is the Accumulator Register $M[X]$ is the address of Operand

2) General Register Organization - The instruction format in this type of computer needs 3 register address fields.
 $\text{ADD } R_1, R_2, R_3; R_1 \leftarrow R_1 + R_3$

The number of address fields in the instruction can be reduced from 3 to 2 if the destination register is the same as one of the source registers, so the above example can be reduced to 2 address fields.

$$\text{ADD } R_1, R_2, R_1 \leftarrow R_1 + R_2$$

Stack Organization - In Stack org. we have PUSH & POP instructions which registers as address field.

PUSH n ;
 $TOS \leftarrow x$.
will the PUSH the word at address x to the top of the stack.

The instruction in a stack organization consists of an operation code only with no address field. This operation has the effect of popping the 2 numbers from the stack, adding the number & pushing the sum in to the stack.

Note - for using zero, one, two or three address instruction we use the symbols ADD, SUB, MUL & DIV for 4 arithmetic operations. Note for the transfer type operation, LOAD & STORE for transfer to and from memory & AC. Register we assume that the operands are in memory address.

$A, B, C, D \leftarrow$ the result must be stored in memory at address X .

- (10) SIC WAP To calculate the arithmetic statement
 $X = (A+B)*-(C+D)$

- (a) using a general register computer with 3 address instructions.
- (b) using a general register computer with 2 address instructions.
- (c) using a accumulator type computer with one address instruction.
- (d) using a stack organized computer with zero address instructions.

(a) $X = (A+B)*(C+D)$

```

ADD R1 A,B; R1 ← m[A] + m[B]
ADD R2 C,D; R2 ← m[C] + m[D]
MUL R1,R2; m[X] ← R1 * R2

```

- (b) 2 address instruction

```

Move R,A; R1 ← m[A]
Add R,B; R1 ← R1 + m[B]
Move R,C; R2 ← m[C]
Add R,D; R2 ← R2 + m[D]
Mul R1,R2; R1 ← R1 * R2
Move X,R1; m[X] ← R1

```

⑤ Load and instruction

LOAD A; AC $\leftarrow m[A]$
ADD B; AC $\leftarrow AC + m[B]$
STORE T; m[T] $\leftarrow AC$
LOAD C; AC $\leftarrow m[C]$
ADD D; AC $\leftarrow m[D]$
SEGNUL T; AC $\leftarrow AC * m[T]$
STORE X; m[X] $\leftarrow AC$

⑥ address instruction $X = (A + B) * (C + D)$

$$X = AB + CD +$$
$$X = AB + CD + *$$

PUSH A; Tos $\leftarrow m[A]$
PUSH B; Tos $\leftarrow m[B]$
ADD Tos $\leftarrow m[A] + m[B]$
PUSH C; Tos $\leftarrow m[C]$
PUSH D; Tos $\leftarrow m[D]$
ADD Tos $\leftarrow m[C] + m[D]$
MUL Tos $\leftarrow m[A] + m[B] * m[C] + m[D]$
PUSH X; m[X] \leftarrow Tos
POP X;

Q1 To evaluate the arithmetic statement.

$$X = (A - B) + [C * ((D * E) - F)] \\ C + H * K$$

(a) using 3 Address

000	R ₁	D, E;	R ₁ $\leftarrow m[0] * m[E]$
000	R ₂	F;	R ₂ $\leftarrow R_1 - m[F]$
000	R ₃	R ₂ , C;	R ₃ $\leftarrow R_2 * m[C]$
000	R ₄	R ₃ , R ₁ ;	R ₄ $\leftarrow m[A] - m[B]$
000	R ₅	R ₃ , R ₄ ;	R ₅ $\leftarrow R_3 + R_4$
000	R ₆	H, K;	R ₆ $\leftarrow m[H] * m[K]$
000	R ₇	R ₄ , Q;	R ₇ $\leftarrow R_6 + m[G]$
000	X	R ₅ , R ₇	X $\leftarrow R_5 / R_7$

(b) using 2 Address

MUL R ₁ , D;	R ₁ $\leftarrow m[0]$
MUL R ₁ , E;	R ₁ $\leftarrow m[0] * m[E]$
SUB R ₁ , F;	R ₁ $\leftarrow R_1 - F$
MUL R ₁ , C;	R ₁ $\leftarrow R_1 * C$
MOVE R ₂ , A;	R ₂ $\leftarrow m[A]$
SUB R ₂ , B;	R ₂ $\leftarrow R_2 - m[B]$
ADD R ₂ , R ₁ ;	R ₂ $\leftarrow R_2 + R_1$
MOVE R ₁ , H;	R ₁ $\leftarrow m[H]$
MUL R ₁ , K;	R ₁ $\leftarrow R_1 * m[K]$
ADD R ₁ , G;	R ₁ $\leftarrow R_1 + q$
MOVE X, R ₁ ;	X $\leftarrow R_1 / C$
MOVH X, R ₂ ;	X $\leftarrow R_2 / C$

$$\textcircled{1} \quad X = (A - B) + [C * [(D * E) - F]] / G * H * K$$

by using Address

```

LOAD D; AC ← m[D]
MUL E; AC ← m[D] * m[E]
SUB P; AC ← AC - F
MUL C; AC ← AC * C
STORE T; T ← AC
LOAD A; AC ← m[A]
SUB B; AC ← m[A] - m[B]
ADD T; AC ← AC + T
STORE P; P ← AC
LOAD H; AC ← m[H]
MUL K; AC ← m[H] * m[K]
ADD Q; AC ← AC + Q
DIV S; AC ← P/Q
STORE X; m[X] ← AC

```

\textcircled{1} by Address

$$X = (A - B) + [C * [(D * E) - F]] / G * H * K$$

$$X = A - CDE * F - * + / HK * G + / X =$$

$$\textcircled{2} \quad A - CDE * F - * + HK * G + / X =$$

Basic Computer Registers & memory



Let the memory unit has capacity of 4096 words & each word contain 16 bits.
 Hence, word = 2^{12} So, 12 bits will be the address of memory.

• DR (Data Register) - Holds the operand (data) read from memory. Here it's size will be 16 bits.

• AC (Accumulator Register) - It is a general purpose register & also keep data bits size in this example will be 16 bits.

• PC (Program Counter) - It holds the address of the next instruction to be read from memory after the current

Instruction is executed so, In this example
its size will be of 12 bits.

• AR (Address Register) - It holds the memory address so here its size will be of 12 bits.

• IR (Instruction Register) - The instruction word from memory is placed in the instruction register so, in this example it's size will be of 16 bits.

• TR [Temporary Register] - It is used to hold temporary data during the processing hence its size will be of 16 bits.

• OUT R (Output Register) - It holds the for an I/O character for an I/O device, suppose here its size is in 8 bits.

• INR (Input Register) - It holds the input character from an I/O device but it's size is in 8 bits.

Addressing Modes

The way the operands are chosen during program execution is dependent on the addressing mode of the instruction.

Mode	Opcode	Operands	Address of operands
------	--------	----------	------------------------

Instruction format-

In the instruction format the mode field is used to locate the operand needed for the operation. Since operand may be in memory or register.

Computers use addressing modes techniques because of the following advantages:

(i) To give programming language versatility to the user by providing such facilities as pointer to memory counter for loop control indexing of data & program relocation.

(ii) To reduce the number of bits in the addressing field of the instruction.

Types of addressing modes

- 1) Implied mode
- 2) Immediate mode
- 3) Register mode
- 4) Register indirect mode
- 5) Auto increment or Auto decrement mode
- 6) Direct Address mode
- 7) Indirect "
- 8) Relative "
- 9) Indexed "
- 10) Base Register addressing mode

Note - Effective Address: - Is the memory address or register address obtained from the computation dictated by a given addressing mode.

↳ **Implied Mode** - In this mode operand's are specified implicitly in the definition of the instruction.

↳ The "instruction" Complement accumulator is an implied mode instruction because the operand in the accumulator register is implied in the definition of the instruction zero address instructions organized in stack. The computer uses implied mode instruction since the operator are implied to be on top of the stack.

↓ More ↴ CMO ↴ complement accumulate


- ② Immediate mode - In this mode the operand field contains the actual operand not the address of operand.
 This mode is useful for initializing registers to a constant value.
- MOVE R #20 {Initializes the register R to a value 20.}
- | | | |
|------|-----|-----|
| Mode | Imm | #20 |
|------|-----|-----|

- ③ Register mode or Register Direct Mode - In this addressing mode - The address field of the instruction refers to a CPU Register that contains the Operand.


Mode	opcode	010100	Register Operand
			(RA) Effective Address

Register RA


- ④ Register Indirect mode - In this addressing mode the address field of the instruction refers to a CPU register which contains the address of the operand in memory.




⑤ Autodecrement or Auto-decrement - This is similar to the register indirect mode except that the register is incremented or decremented after the value is used to access memory.



⑥ Direct Address mode - In this addressing mode, the operand resides in memory & its address is given directly by the address field of the instruction.




⑦ Indirect Addressing mode - In this addressing mode, the address field of the instruction specifies the address of memory location that contains the effective address of the memory.



- ⑧ Relative addressing mode - In this mode the content of the program counter is added to the address part of the instruction in order to obtain the effective address.

$EA = \text{Address part of the instruction} + \text{Content of PC}$




- ⑨ Indexed Addressing Mode - In this mode content of an index register is added to the address part of the instruction to obtain the effective address.
 $EA = \text{Address Part of the Instruction} + \text{Content of Index register}$



- ⑩ Base Register Addressing mode -

$\text{Effective Address} = \text{Address Part of the Mode} + \text{Instruction} + \text{Content of Base Address}$



Application of Addressing Mode

Application	
Addressing Mode	
Immediate Addressing	* To initialize register to a constant value.
Direct Addressing Mode	* To access static data
Register Direct Address Mode	* To implement variables
Indirect Addressing Mode	* To implement pointers because pointer can memory location pointer store the address of another variable.
Register Indirect Address Mode	* To pass array as a parameter because array name is the base address & pointer is needed to point the address.
Relative Addressing Mode	* For program relocation at run time i.e. position independent code. * To change the normal sequence of execution of instructions. * For branch type instructions since it directly updates the program counter.
Index Addressing Mode	* For array implementation or array addressing, Base Register Addressing Mode for writing relocatable code for sublocation of program in memory section from file. * For handling recursive procedures.
Auto-increment + Auto-decrement mode	* For implementing loop. * For stepping through array in a loop. * For implementing a stack as push & pop.



A computer has 32 bit instructions & 12 bit address.
of them are 250 two-address instructions
how many one-address instructions can be formulated.

8 bits	12 bits	12 bits
OPCODE	Address 1	Address 2

Two address Instructions

$$2^8 = 256 \text{ combinations}$$

but there are 250 two address instructions , remaining
 $256 - 250 = 6$ combination can be used for one address -

OPCODE	Address	=	OPCODE
6 bit	12 bit		6×2^{12}

$$\begin{aligned} \text{1 Address Instruction} &= 6 \times 2^{12} \\ &= 6 \times 2^{10} \times 2^2 \\ &= 6 \times 1024 \times 4 \\ &= 24576 \end{aligned}$$

In 1 address instruction there is no address field

 The memory unit of a computer has 256 K words of 32 bits each. The computer has an instruction format with four fields : an operation code field , a mode field to specify one of seven addressing mode , a register address field to specify 1 of 60 processor register & a memory address . Specify the instruction format & number of bits in each field if the instruction is 1 word in memory

Date _____

$$\text{Size of memory} = 2^8 \times 2^{10} = 2^{18}$$

5 bit	36 bit	6 bit	18 bit	$= 22.64$
opcode	Mode	Register Address	Memory Address	$256K$

$$\therefore \text{Size of memory} = 256 K \\ = 2^8 \times 2^{10} = 2^{18}$$

18 bits memory address

Third Processor Register = 60
Address of program register = $2^6 = 64$

6 bit address of register
address of mode = Seven address mode = 2^3
3 bits mode field.

Q A two word instruction is stored in memory at an address designated by the symbol w . The address field of the instruction (stored at $w+1$) is designated by the symbol y . The operand used during the execution of instruction is stored at an address symbolized by z an index register contains the value x . State how z is calculated from the other address parts the address mode of the instruction is.

1) Direct 2) Indirect 3) Relative 4) Index

Ans - here $Z = \text{Effective Address}$

$$\boxed{w} \quad \boxed{y} \quad \boxed{x}$$

$\Rightarrow Z = w + y + x$

2) Direct - $Z = \boxed{y}$

$\boxed{w} \quad \boxed{y} \quad \boxed{x}$

Relative - $Z = y + w + 2$


Index - $Z = y + x$

Q An instruction is stored at location 300 with its address field at location 301. The address field has the value 400. A processor register R1 contains the value 200. Evaluate all EA if
 1) Direct
 2) Immediate
 3) Relative
 4) Index with R1 as the index register

<u>Base</u>	<u>Direct</u>	<u>Indirect</u>	<u>Indexed</u>	<u>Register Indirect</u>
$[EA]$	$[200]$	$[300]$	$[400]$	$[500]$

Direct

$$\text{Base} \rightarrow ; \text{Direct} - EA = 400$$



at address 301

Effective address - 301

(ii) Relative - Effective address = Address of instruction + Content of PC

$$\begin{aligned} EA &= 400 + 302 \\ &= 702 \end{aligned}$$

(iv) Indexed - Effective Address = Address of instruction + Content of index register

$$\begin{aligned} EA &= 400 + 200 \\ &= 600 \end{aligned}$$

(v) Register Indirect -

$$EA = 200$$


UNIT-2: Arithmetic Logic Unit

Q) Design a binary adder or fast adder or Ripple Adder.

Soln - 4 bit binary adder or fast adder or Ripple Adder

- To implement the add micro operation with binary we need Binary Adder with registers.
- A 4 bit binary adder is capable of adding 4-bit of Register.
- we can design 4-bit binary Adder with 4 full adder.
- For designing n bit Binary Adder we need n Full adder

→ This binary adder is constructed with full adder circuit connected in cascade with the output carry from one full adder.



4-bit binary Adder

Connected to the input carry of the next full adder the first value of $C_0 = 0$

for Example - Let us have 2 register R_1 & R_2 of 4 bits each

R_1	A_3	A_2	A_1	A_0
	1	1	0	1

R_2


we can add the value of these 2 registers by using the above binary adder.

Carry Look Ahead Adder [CLA Adder] [Fast Adder]

- It predict the carry before actually it is produced.
- It is superior than full adder in term of speed & speed is more important feature of any digital circuit.

→ In full adder when we add 2 number A + B + C
let suppose both A + B are 4 bit numbers.
The sum will take more time because it depend on carry and this time is called propagation delay.

- The propagation delay of sum & carry inside adder is different.
- But we are more concerned about the propagation delay of carry.



Input			Output
A	B	Cin	Sum(S) Carry(Cout)
0	0	0	0 0
0	0	1	0 1
0	1	0	1 0
0	1	1	0 1
1	0	0	1 0
1	0	1	0 1
1	1	0	0 1
1	1	1	1 1

$$\text{Cout} = A \cdot B + (A \oplus B) C_{in}$$

Carry generator

Carry propagator

$$\boxed{\text{Cout} = Q_1 + PCin}$$

$$\boxed{C_i^0 = Q_i^0 + P_i C_{i-1}} \quad - (i)$$

$$\text{put } i=0 \quad \boxed{C_0 = Q_0 + P_0 C_{-1}} \quad - \begin{pmatrix} 0 \\ 1 \end{pmatrix}$$

put $i=1$ in eqn (i)

$$\boxed{C_1 = Q_1 + P_1 C_0} \quad - \begin{pmatrix} 0 \\ 1 \end{pmatrix}$$

put the value of C_0 in eqn (i)

$$C_1 = Q_1 + P_1(Q_0 + P_0 C_{-1})$$

$$\boxed{C_1 = P_1 Q_1 + P_1 Q_0 + P_0 C_{-1}}$$

put $i=2$ in eqn (i)

$$C_2 = G_2 + P_2 C_1 \quad \text{--- (iv)}$$

put the value of C_1 in eqn 4

$$C_2 = G_2 + P_2 (G_1 + P_1 P_0 G_0 + P_1 P_0 P_0 C_{-1})$$

$$\boxed{C_2 = G_2 + P_2 G_1 + P_1 P_0 G_0 + P_1 P_0 P_0 C_{-1}}$$

$$\text{put } i=3 \text{ in eqn --- (v)}$$

$$C_3 = G_3 + P_3 C_2 \quad \text{--- (vi)}$$

put the value of C_2 in eqn (v)

$$C_3 = G_3 + P_3 (G_2 + P_2 G_1 + P_1 P_0 G_0 + P_1 P_0 P_0 C_{-1})$$

$$\boxed{C_3 = G_3 + P_3 G_2 + P_2 P_3 G_1 + P_1 P_2 P_3 G_0 + P_1 P_2 P_0 P_0 C_{-1}}$$

$$G_0 = A_0 B_0$$

$$G_1 = A_1 B_1$$

$$G_2 = A_2 B_2$$

$$G_3 = A_3 B_3$$

$$P_0 = A_0 \oplus B_0$$

$$P_1 = A_1 \oplus B_1$$

$$P_2 = A_2 \oplus B_2$$


$$P_3 = A_3 \oplus B_3$$

$$S_0 = A_0 \oplus B_0 \oplus C_1$$

$$S_1 = A_1 \oplus B_1 \oplus C_0$$


$$S_2 = A_2 \oplus B_2 \oplus C_1$$

$$S_3 = A_3 \oplus B_3 \oplus C_2$$



Booth ALGORITHM

Multiplication both +ve & -ve (Signed number) =
Booth Algorithm



- * The above implementation of booth algo. requires the register bit configuration as shown below.
- * we use register AC, LR & QR. An dedicated 1st least significant bit of the multiplier in register QR.
- * An extra flip-flop bank is appended to QR for a double bit selection of the multiplier.




Fig - Hardware of Booth algorithm.

0 ← true
1 ← -ve

* If the two bits are equal to 0, it means that the 2's like a string of 1's has been encountered. This will give a subtraction of multiplicand from the partial product in AC.


* If the two bits are equal to 1, it means that the 2's like a string of 0's has been encountered. This suggests an addition of the multiplicand to the partial product in AC.

* When the 2 bits are equal i.e. 00 or 11 the Partial product does not change.

* The next step is to shift right the Partial Product & multiplier (excluding bit 0 and 1). This is an arithmetic shift right operation while shift AC & QR to the right 4 places. The high bit in AC unchanged.

* The next step is the Sequence Counter (SC) is decremented & the computational loop is repeated n times.

Flowchart of Booth Algorithm





Multiply - 9 x -13 using Booth algorithm.

$$\begin{array}{r}
 & 8 & 4 & 2 & 1 \\
 + 9 & 1001 & & & \\
 01001 & & 01101 & & \\
 \hline
 \text{Initial Value} & 10010 & & & \\
 \text{BR} & 01001 & & & \\
 \text{BR+1} & 01001 & & & \\
 -9 & 10111 & & & \\
 \hline
 -9 & 10111 & & & \\
 \end{array}$$

$$\begin{array}{l}
 BR = 10111 \quad (-9) \\
 BR = 10011 \quad (-13) \\
 BR+1 = 01001
 \end{array}$$

01001

On BR	BR+1	AC	BR	BR+1	SC
Initial Value	00000	10011	0	0	5
1 0	AC=AC+BR+1	01001	0	0	
	01001	00100	11001	1	
	00100	00010	01100	1	
1 1	00010	00010	01100	1	3
0 1	AC=AC+BR+1	10111	11001	1	
	11001	11100	10110	0	2
0 0	00100	11110	01010	1	1
1 0	AC=AC+BR+1	01001	00111	1	
	00111	00011	10101	1	
	00011	00001	11001	1	
	00001	00000	11001	1	

9.6 21

Result

realme Shot by Vinod Kumar

8 4 2 1

Date _____


(7)

Multiply - 9×13 using Booth ALgo

$$\begin{array}{r}
 9 = 1001 \\
 13 = 1101 \\
 \hline
 27 = 10110 \\
 215 = 11 \\
 \hline
 10111
 \end{array}$$

13 \rightarrow 1 1 0 1 $\left\{ \begin{array}{l} \text{if } 1 \text{ then add} \\ \text{if } 0 \text{ then skip} \end{array} \right.$
 0 1 0 1
 1 1 0 1
 1 0 0 1 0
 2 4 \rightarrow +
 1 0 1 1 1

$$\begin{array}{r}
 BR = 10111 \\
 AR = 01101 \\
 \overline{BR+1} = 01001
 \end{array}$$



Date _____

Result 1110001011

 $1's \rightarrow 000110100$ Complement
2's
 $\boxed{000110101}$ $\boxed{000110101}$
Ans

 multiply 9 x -13 using Booth Algorithm.

$$\begin{array}{r} 9 \rightarrow 1001 \\ + 9 \rightarrow 01001 \\ \hline 13 \rightarrow 1101 \end{array}$$

$$AC \rightarrow 01101$$

$$1's \text{com} \rightarrow 10010$$

$$2's \text{com} \rightarrow 1$$

$$2's \text{com} \rightarrow 10011$$

$$-13 \rightarrow 10011$$

$$AC = 10011$$

$$AC+1 = 10111$$

$$\begin{array}{r} BR = 01001 \\ BR+1 = 10111 \\ AC = AC + BR+1 \\ \hline 000000 \end{array}$$

$$BR = 01001 \quad AC = 00000 \quad AC+1 = 00001 \quad SC = 0$$

$$AC = AC + BR \quad 10111$$

$$10111 \rightarrow 11001 \quad 1$$

$$AC = AC + BR \quad 11001 \quad 1$$

$$11001 \rightarrow 11100 \quad 1$$

$$11100 \rightarrow 11110 \quad 0$$

$$11110 \rightarrow 11001 \quad 1$$

$$11001 \rightarrow 11100 \quad 1$$

$$11100 \rightarrow 11110 \quad 0$$

$$11110 \rightarrow 11001 \quad 1$$

$$11001 \rightarrow 11100 \quad 1$$

$$11100 \rightarrow 11110 \quad 0$$

$$11110 \rightarrow 11001 \quad 1$$

$$11001 \rightarrow 11100 \quad 1$$

$$11100 \rightarrow 11110 \quad 0$$

$$11110 \rightarrow 11001 \quad 1$$

$$11001 \rightarrow 11100 \quad 1$$

$$11100 \rightarrow 11110 \quad 0$$

$$11110 \rightarrow 11001 \quad 1$$

$$11001 \rightarrow 11100 \quad 1$$

realme Shot by Vinod Kumar

~~Result~~ = 11100010101

complement \bar{A}_2 = 0001110100

$$\begin{array}{r} \text{complement } \bar{A}_2 \\ \times \bar{B}_2 \\ \hline \boxed{00011110101} \end{array}$$

~~(19)~~

$$\begin{array}{r} +15 \\ \hline 168421 \end{array}$$

$$\begin{array}{r} +15 \rightarrow 011111 \\ +13 \rightarrow 011101 \\ \hline BR = 011111 \quad BR+1 = 10001 \quad BR = 011101 \end{array}$$

$$BR = 011111$$

$$\begin{array}{r} \text{On Add} \quad BR+1 = 10001 \quad AC \quad BR \quad \text{Ans} \quad SC \\ 00000 \quad 00001 \quad 0 \end{array}$$

$$1, 0 \quad AC = AC + \bar{BR} + 1 \quad 10001 \quad 10001$$

$$\text{subtr } AC + BR \quad 11000 \rightarrow 10110 \quad 1$$

$$AC = AC + BR$$

$$01111 \quad 00111 \quad 0$$

$$\text{subtr } AC + BR \quad 00011 \rightarrow 10111 \quad 0$$

$$AC = AC + \bar{BR} + 1$$

$$10 \quad 10000$$

$$\text{subtr}$$

$$11010 \quad 01101 \quad 1$$

$$11 \quad 01101$$

$$AC = AC + BR \quad 01111 \quad 1$$


$$00110 \rightarrow 00011 \quad 0$$

~~BR452 168421~~

~~BR = 011101~~

$$\begin{array}{r}
 +15 \quad * \quad -13 \\
 15 = 1111 \\
 = 01111 \\
 \text{AC} = 10011 \\
 \text{SR} = 01111 \\
 \text{ZR} = 10001
 \end{array}$$

1's Complement
2's Complement



Array Multiplier

Date -

- * The multiplication of two binary numbers can be done with a micro-operation by means of a combinational circuit that forms the product bits all at once.
This first way of multiplying two numbers is known as **array multiplier**.

- * Consider the multiplication of two 2-bit numbers as shown in fig below. The multiplicand bits are b_1 & b_0 , the multiplier bits are a_1 & a_0 & the product is c_3, c_2, c_1, c_0 .

- * The first partial product is formed by multiplying a_0 by b_0 .

- * This is identical to an AND operation & can be implemented with an AND gate.

- * As shown in figure, the first Partial Product is formed by means of two AND gates. The second Partial Product is formed by multiplying a_1 by b_0 & is shifted one position to the left.

- * The Two partial product is added with 2 half adder

Note → For ~~multiplier bits of k multiplied with a_0 we need $i * k$ AND gates & $(j-1)*k$ half adders to produce a product of $j+k$ bits.~~

Date _____

~~b1 b0 = multiplicand~~
~~a1 a0 = multiplier~~
add. add. $\begin{cases} \text{partial product} \\ \text{sum} \end{cases}$
a1 a0 c1 c0 \leftarrow Product





Fig- 2bit by 2bit array multiplier.

4bit by 3bit array multiplier
 $b_3 b_2 b_1 b_0$
 $a_2 a_1 a_0$
add. add. add. add.
 $c_6 c_5 c_4 c_3 c_2 c_1 c_0$

↑
carry



realme Shot by Vinod Kumar

To record multiplier 11010

11010
101100

For LL we can 0

For OL we can 1

For TO we can -1

Using two bits for 00 we can 0

Now, we can find multiplier from right to left by

101100 [] ← Impaired zero

[Least Significant bit] If it is called Impaired 0.

that at first we add a zero before last.

So, first we decide this multiplier for

For Example - we have the multiplier 101100

- In this method we record all bits of multiplier

Binary numbers by using two's complement.

Both algorithm is used to multiply two signed

Booth Algorithm [Recorded multiplier bits]

Date

$\overrightarrow{0} \rightarrow \overrightarrow{1} \rightarrow \overrightarrow{0} \rightarrow \overrightarrow{1} \rightarrow \overrightarrow{0}$

modifield multiplier - 01101

$8R+1 \leftarrow 001011$

$011010 \leftarrow 110101$

$BR \leftarrow \text{modified dividend}$

$BR \leftarrow \text{modified dividend}$

$011010 \leftarrow \text{modified multiplier}$

Booth algorithm.

Result $\leftarrow 000011100100$

Discard present sign

$00010011 \dots$

$00000000 \dots$

$00011011 \dots$

$00000000 \dots$

$00011111 \dots$

$00000000 \dots$

$00000000 \dots$

\rightarrow Take 2's complement of multiplication bits.

\rightarrow write modified dividend

$01001100 \rightarrow 001100$

$001100 \rightarrow 001100$

Implicit zero

Simultaneously
 $00000000 \dots$

Two's complement of modified dividend $[BR+1] \leftarrow 101101$

modified multiplier : $010011 (+19) \Rightarrow BR$

modified dividend : $001100 (+12) \Rightarrow BL$

modified dividend 010011 by addition using Booth's Algorithm

Date: 03/02/24

realme

Shot by Vinod Kumar

112 196
64
821

209

135
27

$$\begin{array}{r}
 \text{112} \times 196 \\
 \hline
 896 \\
 224 \\
 \hline
 2208
 \end{array}$$

Method of Multiplication

$\begin{array}{r} 14000 \\ \times 10 \\ \hline 140000 \end{array}$

$1110 \rightarrow 1610$

$17 \leftarrow 1010$

$17 \leftarrow 0100$

$10100 + 11010$

1100110001

$110011 \leftarrow 13$

$13 \leftarrow 10010$

$13 \leftarrow 0110$

$13 \leftarrow 1010$

Multiplication - 13 * 17 using modified Booth Multiplication

$(00011101 \leftarrow 001110) \times 1000000000000000$

0000000000000000

0000000000000000

0000000000000000

0000000000000000

0000000000000000

0000000000000000

0000000000000000

0000000000000000

0000000000000000

1101010

1101010

Date

realme

Shot by Vinod Kumar

$$\begin{array}{r}
 010111 \\
 \hline
 101111 \\
 000000 \\
 \hline
 01 \\
 1101
 \end{array}$$

shift right

	0	1	1	1	1	1
	T	0	1	1	1	1
	TT	0	0	0	0	0
	TTT	0	0	0	0	0
	TTT	0	0	0	0	0


If we have 2 multiplier's encoded but +1, -1 then

0011

2's complement of multiplier : 0011

2's complement of multiplicand : 1101

(2)



→ 9. Modified Booth's algorithm's encoded multiplier
bit of Booth's algorithm are paired due to which no. of multiplier bits are reduced.


→ 8-bit - pair decoding

→ Modified Booth's Algorithm (Booth's Decoding)

(3)

Result

T	T	T	0	T	0	0	T	T	T	V
0	T	T	0	T	T	V				
T	T	0	T	0	0	0	0	0	0	0
T	T	0	T	0	0	0	0	0	0	0
T	T	0	T	0	0	0	0	0	0	0
T	-	T	-	T	-	T	-	T	-	T
+2										
T	0	T	0	T	0	T	0	T	0	T



misMatched AC \leftarrow 0110111

$$BR+1 = 001011$$

$$BR = 011011$$


$$BR = 110101$$

1110101 by 0110111

98

Date

Fig :- Hull of Division Algorithm



- Remainer

0000001

0000000

000001

1100

01100

1100

10110

1100

10101001 1100

00001110 → Quotient

I - Remainer

01

01

12

12) 169 - Dividend

14

14) 169 - Quotient

Binary numbers.


to divide till two

3 Division steps. Is used

DIVISION ALGORITHM

realme

Shot by Vinod Kumar



$X \rightarrow R_1 * R_2$
 MOVE X R₂
 $X \rightarrow R_2$
 $R_1 \rightarrow m(A) - m(B)$
 $R_2 \rightarrow m(A)$
 MOVE R₂ A
 $R_1 \rightarrow R_1 + m(C)$
 MUL R₁ C
 $R_1 \rightarrow R_1 / (F)$
 SUB R₁ C
 $R_1 \rightarrow m(C) - R_1$
 MUL R₁ E
 $R_1 \rightarrow R_1 * m(E)$
 MOVE R₁ D
 $R_1 \rightarrow m(D)$
 MUL X R₁
 $X \rightarrow R_1 * R_2$

2 address instruction

$X \rightarrow R_1 * R_2$
 MUL X R₁, R₂
 $R_1 \rightarrow m(A) - m(B)$
 MUL R₂ R₁, B
 $R_2 \rightarrow R_1 * m(C)$
 DIV R₁ R₂, F
 $R_1 \rightarrow R_2 / m(F)$
 SUB R₂ R₁, C
 $R_2 \rightarrow m(C) - R_1$
 MUL R₁ D, E
 $R_1 \rightarrow m(C) * m(E)$
 MUL X R₁, R₂
 $X \rightarrow R_1 * R_2$

$X = (A - B) * (((C - (D * E)) / F) G)$

using general register computer with 3 address instructions.

$X = (A - B) * (((C - (D * E)) / F) G)$

$$X = (A - B) * (((C - (D * E)) / F) ^ G)$$

Date _____

LOAD	D	$AC \leftarrow m(D)$
MUL	E	$AC \leftarrow m(D) * m(E)$
SUB	C	$AC \leftarrow m(C) - AC$
DIV	F	$AC \leftarrow AC / F$
MUL	G	$AC \leftarrow AC * m(G)$
STORE	T	$T \leftarrow AC$
LOAD	A	$AC \leftarrow m(A)$
SUB	B	$AC \leftarrow [m(A) - m(B)] * C$
MUL	T	$AC \leftarrow AC * T$

LOAD
STORE X ; $X \leftarrow AC$

$$iv) X = AB - *(((c * DE * -) / F) ^ G)$$

$$X = AB - * (C * DE * - F / G ^ *)$$

AB -	$c * DE * - F / G ^ *$	$X =$
PUSH	A	$TOS \leftarrow m(A)$
PUSH	B	$TOS \leftarrow m(B)$
SUB	C	$TOS \leftarrow m(A) - m(B)$
PUSH	C	$TOS \leftarrow m(C)$
PUSHD	D	$TOS \leftarrow m(D)$
PUSHC	E	$TOS \leftarrow m(E)$
MUL	F	$TOS \leftarrow m(D) * m(F)$
SUB	G	$TOS \leftarrow (m(D) * m(F)) * C - (D * E)$
PUSH	F	$TOS \leftarrow m(F)$
DIV	G	$TOS \leftarrow ((D * E) / F)$
PUSH	G	$TOS \leftarrow m(G)$
MUL	H	$TOS \leftarrow [(c - D * E) / F] * G$
MUL	I	$TOS \leftarrow (H * G) * ((c - D * E) / F) * G$
PUSH	X	$X \leftarrow TOS$

28

Date _____

Divide 111 by 011.

$$BR = 0011$$

$$QR = 111$$

$$BR+1 = 1101$$

$$SC = 3$$

shift left AC & QR

$$AC = AC + \overline{BR} + 1$$

Set $Q_0 \leftarrow 0$

$$\text{condition } AC \leftarrow AC + BR$$

$$\text{check set } Q_0 \leftarrow 1$$

Exit

Operation	AC	QR	SC
Initially	0000	111	3
shift left AC & QR	0001	110	
$AC = AC + \overline{BR} + 1$	<u>1101</u>		
	<u>1110</u>		
		11 \downarrow 0	

Set $Q_0 \leftarrow 0$

$$AC = AC + BR$$

Discard 1: 0001	0011	110	2
-----------------	------	-----	---

Shift left

$$AC = AC + \overline{BR} + 1$$

Discard 1: 0000	0011	100	
-----------------	------	-----	--

Set $Q_0 = 1$

0000	100	1
------	-----	---

Shift left

$$AC \leftarrow AC + \overline{BR} + 1$$

0001	010	010	
1110	010	010	

Set $Q_0 \leftarrow 0$

0011	0001	010	0
0001	010	010	

Remainder

Quotient

24

By - Single Precision

Date _____

$$(-307.1875)_{10} \rightarrow -(10011001100110)_2$$

Normalized form convert $\rightarrow -1.0011001100110 \times 2^8$

here, sign = -ve $\rightarrow 1$

Actual Exponent (e) $\Rightarrow 8$

$$\Rightarrow 8 + 127 \Rightarrow (135)_{10}$$

$$e \Rightarrow 10000111$$

2 135

2 67 1

2 33 1

2 16 1

2 8 0

2 4 0

2 2 0

2 1 0

+ 1

2 | 307

2 | 153 1

2 | 76 1

2 | 38 0

2 | 19 0

2 | 9 1

2 | 4 1

2 | 2 0

↓ 1 0

1 →

$$307 \Rightarrow (100110011)_2$$

$$0.1875 \times 2 \rightarrow 0.3750 \rightarrow 0$$

$$0.3750 \times 2 \rightarrow 0.7500 \rightarrow 0$$

$$0.7500 \times 2 \rightarrow 1.5000 \rightarrow 1$$

$$0.5000 \times 2 \rightarrow 1.0000 \rightarrow 1$$

$$0.0000 \times 2 \rightarrow 0.0000 \rightarrow 0$$

$$0.1875 \rightarrow (00110)_2$$

Mantissa \rightarrow 001100110011000000000000

1 bit	8 bit
1	10000111

e

23 bit
001100110011000000000

mantissa

30

Date 05/01/17

Double Precision - $(-307.1875)_{10}$

Normalized form Convert $-1.0011001100110 \times 2^8$

$$\text{less high} = -\text{ve} \rightarrow$$

$$\text{Actual Exponent} = 8 \\ = 9 + 1024 \Rightarrow 1033$$

$$(1032)_0 \Rightarrow (10000001000)_2$$

Sign Exponent | Mantissa
1 bit 11 bit 52 bit

~~Halfabit~~ ~~52bit~~
1100000010001001001100
~~Sign~~ Exponent ~~Mantissa~~

Date _____

Q Represent $(128.25)_{10}$ in double precision

$$120 \rightarrow \underline{10000000}$$

$$-25 \rightarrow 010$$

$$0.25 \times 2 \rightarrow 0.50 \rightarrow 0$$

$$.50 \times 2 \rightarrow 1.00 \rightarrow 1$$

$$.99 \times 2 \rightarrow 0.99 \rightarrow 0$$

<u>2</u>	<u>1</u>	<u>2</u>	<u>8</u>
2	6	4	0
<u>2</u>	<u>3</u>	<u>2</u>	0
2	1	6	0
2	8	0	0
2	4	0	0

Single Precision

$$(128.25)_{10} \rightarrow (10000000.010)_2 \\ \rightarrow (1.000000010)_2 \times 2^7$$

hva sign \rightarrow +vc \rightarrow 0

$$\text{Actual exponent} = 7$$

$$= 7 + 127 \Rightarrow 134$$

$$(134)_7 \rightarrow (10000110)_2$$

2	1	3	4
2		6	7
2		3	3
2		1	6

The diagram illustrates a 32-bit floating-point number structure. It consists of three main fields: a 1-bit sign field (0), a 11-bit exponent field (10000110), and a 23-bit mantissa field (00000000100000000000000). The exponent field is labeled as having 11 bits, and the mantissa field is labeled as having 23 bits.

double precision

actual exponent - 7 + 1023

$$= 1030$$

$$1030 \rightarrow (1000001111)_2$$

Sign \rightarrow +ve \rightarrow 0

Exponent → 1000001111

Date _____

Q) Represent the following number IEEE 754 floating point representation of 32 bit & 64 bit format.

$$\textcircled{a} \quad -1.75$$

$$(-1.75)_{10} \Rightarrow -1.110 \times 2^0$$

$$\begin{aligned} \cdot75 \times 2 &\rightarrow 1.50 \rightarrow 1 \\ \cdot50 \times 2 &\rightarrow 1.00 \rightarrow 1 \\ \cdot00 \times 2 &\rightarrow 0.00 \rightarrow 0 \end{aligned}$$

exponent $\rightarrow 0$

$$\rightarrow 0 + 127 \rightarrow 127$$

$$\begin{array}{r}
 2 \mid 127 \\
 -63 \\
 \hline
 32 \\
 -16 \\
 \hline
 8 \\
 -8 \\
 \hline
 0 \\
 \end{array}$$

expected → 10000011

Sign bit \rightarrow -ve \rightarrow 1

mantissa \rightarrow 1.10

Single Precision (32 bit format)

16 bit	8 bit	23 bit
1	10000011	1100000000000000000000000

Double Precision (64 bit format)

Signbit \rightarrow -ve \rightarrow b

$$\text{exponent} \rightarrow 0 + 1023$$

$\rightarrow 1000000001$

2	1028
2	512
2	256
2	128
2	64
2	32
2	16
2	8
2	4
2	2
	1

$$\textcircled{3} \quad \boxed{+21} \rightarrow 1\ 0\ 1\ 0\ 1 \\ \rightarrow 1.0101 \times 2^4$$

Sign bit \rightarrow +ve $\rightarrow 0$

$$\text{exponent} \rightarrow 4 + 127 \Rightarrow 131$$

exponent \rightarrow 10000011

mantissa \rightarrow 010100000000000000000000

Double Precision (64 bit)

Sign \rightarrow +ve \rightarrow 0

exponent $\Rightarrow 4 + 1023$

$$\text{exponent} \Rightarrow (111\ldots111001)$$

	1023	
2	513	
2	256	
2	128	0
2	63	0
2	31	1
2	15	1
2	7	1
2	3	1
	1	1

13

Date _____

② 11010101 · 0101

$$\Rightarrow 1.101010101 \times 2^7$$

Exponent \Rightarrow 7

$$\Rightarrow 7 + 127 \Rightarrow 134$$

exponent \Rightarrow 10000110

~~Signbit \Rightarrow $+ve \rightarrow 0$~~

mantissa \rightarrow 101010101000000

The diagram illustrates a 32-bit memory location. It is divided into three fields: a 1-bit sign field, an 8-bit exponent field, and a 23-bit fraction (mantissa) field. The binary representation shown is 0 10000110 10101010101000000000000.

Double Precision

$$\rightarrow 1.10101010101 \times 2^7$$

- exponent \rightarrow 7

$\Rightarrow 7 + 1023$

$$\Rightarrow 1030$$

exponent \rightarrow 10000000 110

The diagram illustrates the IEEE 754 floating-point format. It consists of three main fields: a sign bit, an exponent, and a mantissa (also known as the fraction). The sign bit is labeled "sign bit" and is positioned at the far left. The exponent is labeled "exponent" and is located to the right of the sign bit. The mantissa is labeled "mantissa" and is the largest field, extending from the end of the exponent to the right. Below the labels, there are three vertical tick marks indicating the boundaries between the fields.

0 1000000110 101010101000000000--


2	1	3	4
2	6	7	0
2	3	3	1
2	1	6	1
2	8		0
2	4		0
2	2		0
	1	1	0
		7	4

Q6

LOGIC OPERATION

- (b) Design logic circuit that perform four basic logic operations AND, OR, NOT, XOR.

Then 16 logic operation Perform in CPU.



S_0	S_1	E_i	Operation
0	0	$A \vee B$	OR
0	1	$A \wedge B$	AND
1	0	$A \oplus B$	XOR
1	1	\bar{A}	Compliment

Q) Application of Logic Operation

Date _____

i) what is Selective Set

Set \rightarrow 1

Reset \rightarrow 0

A \rightarrow 1010

1100

1110

[OR]

ii) Selective Compliment

A \rightarrow 1010

B \rightarrow 1100

0110

[EXOR]

iii) Selective clear

A \rightarrow 1010

B \rightarrow 1100

0010

[A \leftarrow A \bar{B}]

iv) Mask operation

A \rightarrow 1010

1100

1000

[AND]

v) clear operation

A \rightarrow 1010

B \rightarrow 1100


1010

\rightarrow compare both then = 0

A \leftarrow A \cdot B

Date _____

- Q4
- d) Design Digital circuit that Perform the logic operation Exclusive OR, Exclusive NOR , NOR & NAND used to selected variable S_0 & S_1 logic diagram of 1 typical stage.




S ₀	S ₁	E ₁	Operation
0	0	A ⊕ B	FOR
0	1	A ⊕ B	ENOR
1	0	A + B	NOR
1	1	A · B	NAND

Q2

Binary Increment


1) Design 4 bit binary incrementor.



$$A = 1010$$

$$S = 1011$$

2) Design 4 bit circuit decrementor.



$$A = 1010$$

$$S = 1001$$

$$C = 1110$$

18

Date _____

Design of Arithmetic Logic & Shift unit [ALU]


a) Shift Microoperation

1) logical shift micro-operation


2) Circular shift micro-operation

3) Arithmetic shift micro-operation

4) Logical shift left micro-operation




5) Logical shift right micro-operation




b) Circular shift micro-operation

1) circular shift left microoperation




2) circular shift right micro-operation





⇒ Arithmetic shift micro-operation

⇒ Arithmetic shift left micro-operation



⇒ Arithmetic shift Right micro-operation



S_0	S_1	f_i
0	0	D_i
0	1	E_i
1	0	shift left
1	1	shift right

S_3	S_2	S_1	S_0	Cin	Operation f_i Function
Arithmatic	0	0	0	0	$F = A$ Transfer
	0	0	0	1	$F = A + 1$ Increment
	0	0	0	1	$F = A + B$ Add
	0	0	0	1	$F = A + B + 1$ Add with carry
	0	0	1	0	$F = A + \bar{B}$ Subtract
	0	0	1	1	$F = A + \bar{B} + 1$ Sub with borrow
	0	0	1	0	$F = A - 1$ Decrement
	0	0	1	1	$F = A - 1$ Transfer
Logic	0	1	0	0	$F = A \wedge B$ AND
	0	1	0	1	$F = A \vee B$ OR
	0	1	1	0	$F = A \oplus B$ EXOR
	0	1	1	1	$F = \bar{A}$ NOT/compl.
Shl	1	0	X	X	$F = shl$ shift left
Shr	1	1	X	X	$F = shr$ shift right