


UNIT - 04 Memory Organization


Memory Hierarchy ~~A~~ A five-level memory hierarchy is shown in fig below.



Five Level of Memory Hierarchy

- ⇒ At the top of this memory hierarchy, there are CPU registers which is access at full CPU speed. These are local memory to CPU.
- ⇒ Next comes cache memory, which is slower than registers but faster than main memory. it has less cost than register but higher than main memory.
- ⇒ Next comes main memory, which is slower than cache memory but faster than magnetic disk. also its cost is less than ~~than~~ magnetic disk.

→ Next comes magnetic disk which is slower than main memory but faster than magnetic tape and optical disk.



Memory Hierarchy System

(Volatile)

RAM (Random Access memory)

ROM (Read only memory)


Main Memory

J

Non volatile

SRAM (Static RAM)	DRAM (Dynamic RAM)	EEPROM	Flash memory
① Called static because Data does not change	① Called dynamic RAM because data changes	① Programmable Read only memory	① Erasable ② Electrical ③ Electrically Programmable written can be changed once erased by UV ray
② Power is ON	② In the presence of power also	② One time programmable written can be changed once erased by UV ray	② Data once ③ Data written can be erased once written can be erased
③ It uses flip-flop as memory cell.	④ It uses capacitor as memory cell	④ Data once written can compute chip Black Jewel	④ Data once written can compute chip Black Jewel
⑤ Size of one memory cell is larger	⑤ Size of one memory cell is smaller.	⑤ EEPROM ⑥ EPROM	⑤ EEPROM ⑥ EPROM
⑥ Flip-flop stores '0' and '1'	⑦ Presence of electric charges on capacitor shows '1' and absence shows '0'	⑦ Data once written can not be changed erased be done no need whole chip to erase need not the whole chip	⑦ Data once written can not be erased erasing can be done no need whole chip to erase need not the whole chip
⑧ Memory density is low	⑨ Memory density is high	⑧ EEPROM ⑩ EPROM	⑧ EEPROM ⑩ EPROM
So access time is less	charge decay on capacitor	⑪ EEPROM ⑫ EPROM	⑪ EEPROM ⑫ EPROM
	the data '1' becomes '0' after electric charge decay below threshold level.	⑪ EEPROM ⑫ EPROM	⑪ EEPROM ⑫ EPROM
⑩ Faster and costlier	⑪ Slower and cheaper	⑪ EEPROM ⑫ EPROM	⑪ EEPROM ⑫ EPROM
⑪ used in cache memory	⑫ used in main memory.	⑪ EEPROM ⑫ EPROM	⑪ EEPROM ⑫ EPROM

RAM chips \rightarrow fig below shows the block diagram of a RAM chip. The capacity of RAM is 128 words bidirectional data bus.




Block diagram of RAM chip

- According to table next, the unit is in operation only when $CS_1 = 1$ and $\overline{CS}_2 = 0$. The memory can be in read or write mode.
- \Rightarrow When the write WR input is enabled a byte is transferred from the data bus to the memory location specified by the address lines.
- \Rightarrow When the read RD input is enabled, a byte from the specified memory location by address line is placed into data bus.
- In other chip selection memory function is inhibit and state of data bus is in high impedance.

$\overline{CS1}$	$\overline{CS2}$	RD	WR	Memory Function	State of data bus
0	0	X	X	Inhibit	High-impedance
1	0	X	X	Inhibit	High-impedance
1	0	0	0	Inhibit	High-impedance
1	0	0	1	Write	High-impedance input data to RAM
1	0	1	0	Read	Output data from RAM
1	1	X	X	Inhibit	High-impedance

Function Table

ROM chip → The block diagram of ROM chip is shown below:



- The two chip select lines must be $CS1=1$ and $CS2=0$ for the unit to be operational, otherwise, the data bus is in high-impedance.
- There is no need for read and write input control because the unit can only read. Thus, when the chip is selected the bytes selected by the address line appears to be in data-bus.

Memory Address Map

- ⇒ The interconnection between memory and processor is established from the knowledge of size of memory required and type of RAM and ROM chip is available.
- ⇒ RAM and ROM chips are available in different sizes. If a memory needed for the computer is larger than capacity of one chip, it is necessary to combine a number of chips to get the required size.
- ⇒ If the required size of the memory is $M \times N$ and if the chip capacity is $m \times n$, then no of chips required can be calculated as

$$\text{No. of required chips (K)} = \frac{M \times N}{m \times n}$$

- Ex ⇒ Suppose a computer needs 512 bytes of RAM and 512 bytes of ROM. The capacity of RAM chip is 128×8 and that of ROM is 512×8 . Hence, the number of RAM chips required

$$K = \frac{M \times N}{m \times n} = \frac{512 \times 8}{128 \times 8} = 4 \text{ RAM chips}$$

$$\text{Similarly, ROM chips} = \frac{M \times N}{m \times n} = \frac{512 \times 8}{512 \times 8} = 1 \text{ ROM chip.}$$

- ⇒ The memory address map for the system is shown in table next page. The table consists of three columns. The first column specifies whether a RAM or a ROM chip is used. Next column shows a range of hexadecimal addresses for each chip. The third column shows Address bus.

⇒ The Table shows only 10 address lines although the address bus consists of 16 lines since $512 = 2^9$, 8 lines of RAM and 8 lines for ROM. These six lines are assumed to be zero.

Component	Hexadecimal Address	Address Bus
RAM 1	0000 - 007F (0 - 127)	10 9 8 7 6 5 4 3 2 1
RAM 2	0080 - 00FF (128 - 255)	0 0 0 0 X X X X X X X X
RAM 3	0100 - 017F (256 - 383)	0 1 0 0 X X X X X X X X
RAM 4	0180 - 01FF (384 - 511)	0 1 0 1 X X X X X X X X
ROM	0200 - 03FF (512 - 1023)	1 X X X X X X X X X X X X

⇒ The RAM chips have 128 bytes and need seven address Lines which are common to all four RAM chips. The ROM chip has 512 byte and need nine address lines. Thus, X's are assigned to the low-order bus lines, Line 1 to 7 for RAM chips and lines 1 through 9 for the ROM chip where these X's represents a binary number which is a combination of all possible 0's and 1's value.


⇒ Lines 8 and 9 are used to differentiate between the four RAM chips.
If line 8 and 9 is 00 then RAM 1 is selected, if it is RAM 2, 10 if in RAM 3
11 it is RAM 4.

To differentiate between RAM and ROM chip Line 10 is used

⇒ If line 10 is 0 CPU select RAM if it is 1 CPU select ROM chip.

Memory connection to CPU

→ The CPU connects the RAM and ROM chips through the data and address buses. The memory chip connection to CPU is shown below in fig.



Memory connection to CPU

Q2. 4Kx4 RAM chips are used to construct 1Kx8 RAM. How many chips are required? Show the connection diagram?

Soln

$$\text{No. of chips} = \frac{M \times N}{m \times n} = \frac{1K \times 8}{4K \times 4} = 2 \text{ chips}$$

$$1K = 2^10$$


$$1K \times 8 = 2^{10} \times 8$$

$$4K \times 4 = 2^{12} \times 4$$

$$2^{12} \times 4 = 2^{10} \times 8$$

$$2^{10} \times 8 = 2^{10} \times 2^3$$

$$2^{10} \times 2^3 = 2^{13}$$



Q12.1

a) How many 128x8 RAM chips are needed to provide a memory capacity of 2048 bytes?

b) How many lines of the address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips?

c) How many lines must be decoded for chip select? Specify the size of decoders.

Ans ② Memory capacity $M \times N = 2048$ bytes
 $= 2048 \times 8$

∴ Size of one RAM chip $m \times n = 128 \times 8$

Required No. of RAM chips = 2048×8

$$= 128 \times 8$$

∴ 16 RAM chips. Ans

Q6 Size of memory = 2048 bytes

$$= 2048 \times 8$$

$$= 2^{11} \times 8$$

∴ 11-bits of Address Bus required for 2048 bytes
memory Ans

∴ Size of one chip = 128×8

$$= 2^7 \times 8$$

∴ 7-bits of Address bus will be common to
all RAM chips Ans

Since, there is chips, so size of decoder = 4×16 Ans

4 lines must be decoded for chip select Ans

Q(12.2) A computer uses RAM chips of 1024×1 capacity.

(a) How many chips are needed, and how should their address lines be connected to provide a memory capacity of 1024 bytes?

(b) How many chips are needed to provide a memory capacity of 16K bytes? Explain in words how are the chips are to be connected to the address bus.

Soln

$$\text{Memory capacity } M \times N = 1024 \text{ bytes}$$

$$\text{Size of one RAM chip } m \times n = \frac{1024}{8} \times 1$$

$$\text{Required no of RAM chips} = \frac{M \times N}{m \times n} = \frac{1024 \times 8}{1024 \times 1}$$

$$= 8 \text{ RAM chips. Ans}$$

8 chips are needed with address lines connected in parallel.

(b) Memory capacity $M \times N = 16K$ bytes

$$= 16 \times 1024 \times 8$$

$$\text{Size of one RAM chip } m \times n = 1024 \times 1$$

$$\text{Required no of RAM chips} = \frac{16 \times 1024 \times 8}{1024 \times 1}$$

$$\Rightarrow \begin{aligned} \text{Size of memory} &= 16K \text{ bytes} \\ &= 16 \times 1024 \times 8 \\ &= 2^{4} \times 2^{10} \times 8 = 2^{14} \times 8 \end{aligned}$$

= 14-bits Address bus

$$\begin{aligned} \text{one chip size} &= 1024 \times 8 \\ &= 2^{10} \Rightarrow 10\text{-bits Address for chip} \end{aligned}$$

where 10-bits specify chip address

4-bits lines are decoded into 16 chip-select inputs.

2 (Q.5) Book Matrix Mano

(a) Size of ~~RAM~~ one chip ~~is~~ $m \times n = 8 \times 8$ bytes
Memory capacity $M \times N = 2K$ bytes

$$= 2 \times 1024 \times 8$$

$$\text{Required No. of RAM chips} = \frac{M \times N}{m \times n} = \frac{2 \times 1024 \times 8}{8 \times 8} = 8 \text{ RAM chips}$$

Size of one ROM chip ~~is~~ $m \times n = 1024 \times 8$

Memory capacity of ROM $M \times N = 4K$ bytes
 $= 4 \times 1024 \times 8$

$$\text{Required No. of ROM chips} = \frac{4 \times 1024 \times 8}{1024 \times 8} = 4 \text{ ROM chips}$$

$$\text{Interface } 4 \times 4 = 16 = 2^4$$

$$\text{Size of one RAM} \xrightarrow{\text{is } 256 \times 8} 256 \times 8 = 2^8 \times 8, \text{ Size of one RAM} = 1024 \times 8 = 2^{10} \times 8$$

~~Component Address~~

~~RAM1~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

~~0000 - 1111~~

⑥

Size of RAM = $256 \times 8 = 2^8 \Rightarrow$ 8-bit Address need for RAM
 Size of one RAM = $1024 \times 8 = 2^{10} \Rightarrow$ 10-bits Address need for RAM

Component	Hexadecimal Address
RAM 1	0000 - 0FFF
RAM 2	0100 - 01FF
RAM 3	0200 - 02FF
RAM 4	0300 - 03FF
RAM 5	0400 - 04FF
RAM 6	0500 - 05FF
RAM 7	0600 - 06FF
RAM 8	0700 - 07FF
RAM 1	4000 - 43FF
RAM 2	4400 - 47FF
RAM 3	4800 - 4BFF
RAM 4	4C00 - 4FFF
Interface	8000 - 800F

and interface $4 \times 4 = 16 = 2^4 \Rightarrow$ 4-bit address need

⑦ The address Range in Hexadecimal for RAM, ROM and Interface are as:

RAM

4000 - 4FFF


Interface

8000 - 800F

2D Organization of RAM

- ⇒ In 2D organization, memory is divided in the form of rows and columns. Each row contains a word, and there is a decoder to select each row.
- ⇒ A decoder is a combinational circuit that contains n input lines and 2^n output lines.
- ⇒ One of the output lines will select the row ~~which~~ where address is contained in the MAR and the word which is represented by that row that will get selected and either read or write through the data lines.


ex ⇒ Organization of 32×4 2D RAM in which 32 word and each word contains 4-bit. and since $2^5=32$, so it uses 5×32 Decoder to represent the address of 32 word. It is called row select decoder



- ⇒ Each row have one column for each individual bits.
- ⇒ In 2D RAM organization, hardware is fixed.
- ⇒ It requires more numbers of logic gates. It is more complex.

2½ D RAM Organization

- ⇒ In 2½ D organization of RAM the number of address lines are divided into approximately equal parts; one ~~for row~~ decoder decoder for selecting row is called row select decoder and one decoder for selecting column is called column select decoder.
- ⇒ In 2½ D RAM hardware is variable.
- ⇒ It requires less number of logic gates.
- ⇒ 2½ D RAM is less complex.



Cache Memory

- ⇒ A very high speed memory called a cache memory is used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate.
- ⇒ It is placed between the CPU and the main memory.
- ⇒ When the CPU needs to access memory, the cache is examined first. If the word is found in the cache, it is read from the cache memory. If the word is not found in cache, the main memory is accessed to read the word. A block of words containing the one just accessed is then transferred from the main memory to the cache memory.
- Cache Performance
- ⇒ The performance of cache memory is measured in terms of a quantity called Hit ratio.
- ⇒ "When the CPU refers to memory and finds the word in the cache, it is said hit. If the word is not found in cache, it is in the main memory and it counts as a miss. The ratio of the number of hits divided by the total CPU references to memory (No. of hits + No. of miss) is called Hit ratio.

$$\text{Hit ratio} = \frac{\text{No. of hits}}{\text{No. of hits} + \text{No. of misses}}$$


- ⇒ Let tc is cache access time and tm is the main memory access time. Then, the average access time t is given by

$$t = htc + (1-h)(tc + tm)$$

Note ⇒ Hit ratio always lies between 0 and 1.

Cache Mapping Process On Cache Mapping Techniques

"The transformation of data from main memory to cache memory is called Cache mapping process."



⇒ The CPU will send an n-bit address to the cache memory. If there is a hit, the word is fetched from the cache and if there is a miss, the required word is searched in the main memory and then copied from main memory to cache memory.

There are three mapping process to take word from main memory to cache memory.

- ⇒ Associative mapping ①. Direct mapping
- ②. Set-associative mapping ③. Associative mapping
- ④. Set-Associative mapping

① Associative Mapping

In associative mapping, both the word and the address of the word in the main memory are stored in the cache as shown [next page](#).

- ⇒ The address bits, sent by the CPU to search, are matched with the address stored in the cache memory. If any address is matched, the corresponding word is fetched from the cache and sent to the CPU.
- ⇒ If no match is found in cache memory, the word is searched in the main memory. The word along with address is then copied from main memory into cache.

Cache Memory Mapping Techniques

⇒ Cache memory mapping means how data is copied (mapped) from main memory to cache memory.

→ There are three mapping techniques

- ①. Direct mapping
 - ②. Associate mapping
 - ③. Set-Associate mapping

D. Select Mapping \Rightarrow In direct mapping

~~D. Copy~~ In this technique, main memory blocks are copied to a fixed block of cache memory, but one at a time.

time.
→ In which cache memory block, main memory block will go for that we use

Cache memory block NO = $k \bmod N$

where K = main memory block number

$N = \text{No. of block in cache.}$

Let Main memory size = 512×8
 $1 \text{ byte} = 8 \text{ bits}$

Cache memory size = 64×8


Block size = 4 words

Block size = 4 words

$$= \frac{512}{4} = 128 \text{ blocks in Main Memory}$$

No. of Cache Memory Block = Total cache Memory word

$$\frac{\text{Block size}}{= \frac{64}{4} = 16 \text{ blocks in cache.}}$$



Cache Memory block No = $K \bmod N$

$$\begin{aligned}\Rightarrow 0 \bmod 16 &= 0 \\ \Rightarrow 1 \bmod 16 &= 1 \\ \Rightarrow 2 \bmod 16 &= 2 \\ \Rightarrow 17 \bmod 16 &= 1 \\ \Rightarrow 37 \bmod 16 &= 1\end{aligned}$$

Main Memory

$$\begin{aligned}16 \bmod 16 &= 0 \\ 32 \bmod 16 &= 0 \\ 48 \bmod 16 &= 0\end{aligned}$$

No. of main memory blocks in one block of cache

$$\frac{\text{No. of Main memory block}}{\text{No. of Cache Memory block}}$$


$$= \frac{128}{16} = 8 \text{ block}$$

But one block at a time

Main memory size = 512×8

Main memory Address = 29
= 9-bits

2^9 2^6
 $9-6=3$
tag



No. of cache block = 16



$$= 2^4 \Rightarrow 4\text{-bit}$$

block size = 4 word

$$= 2^2 = 2\text{-bits}$$

Associative Mapping


In associative mapping, main memory blocks are copied into any block of cache memory.



Given, block size = 4 words

No. of Main memory block = $\frac{512}{4} = 128$ blocks

No. of Cache memory block = $\frac{64}{4} = 16$ blocks



③ Set-Associative mapping \Rightarrow It is a combination of direct mapping and associative mapping.

Set-Associative Mapping = Direct Mapping + Associative Mapping

→ In this, Cache mapping is divided into set.

\Rightarrow Set \Rightarrow Group of blocks.

\Rightarrow Block \Rightarrow Group of words

$$\text{Cache Memory Set No} = (\text{main memory}) \bmod (\text{No of sets in cache memory})$$

$$\frac{\text{No. of set in Cache memory}}{\text{Cache memory}} = \frac{\text{No. of Cache memory blocks}}{\text{Set size}}$$

Let set size = 2 (two-way set associative)
main memory = 512

Set size = 2 (Two-way set associativity)
Block size = 4 words, main memory = 512×8
cache memory = 64×8

$$\text{No. of Main memory blocks} = \frac{512}{4} = 128 \text{ block}$$


$$", " = \frac{64}{4} = 16 \text{ block}$$

$$\text{No. of Main Memory blocks} = \frac{64}{4} = 16$$

No. " cache " " = \frac{64}{4} = 16 \text{ block}


No. of Set in Cache Memory = $\frac{16}{2} = 8$ set

cache memory set no.	$\Rightarrow 0 \bmod 8 = 0$	$\Rightarrow 1 \bmod 8 = 1$
	$\Rightarrow 8 \bmod 8 = 0$	$\Rightarrow 9 \bmod 8 = 1$
	$\Rightarrow 16 \bmod 8 = 0$	$\Rightarrow 17 \bmod 8 = 1$
	$\Rightarrow 24 \bmod 8 = 0$	$\Rightarrow 25 \bmod 8 = 1$



Cache Memory

64x8




Main Memory

512x8

$$\begin{aligned} \text{No. of main memory blocks} \\ \text{in one set of cache} &= \frac{\text{main memory block}}{\text{cache memory block}} \\ (\text{2 at a time}) &= \frac{128}{8} = 16 \text{ blocks} \end{aligned}$$

Address format for Cache



Q) A digital computer has a memory unit of $64K \times 16$ and a cache memory of 1K words. The cache uses "Direct mapping" with a block size of 4 words.

Q) How many bits are there in the TAG, INDEX and word field of Address format.


Q) How many bits are there in each word of cache, and how are they divided into functions? include a valid bit.

Q) How many blocks can the cache accommodate?

Soln Given, Main memory size = $64K \times 16 \Rightarrow 64 \times 1024 \times 16 \Rightarrow 2^6 \times 2^{10} \times 16$

Cache memory size = $1K \Rightarrow 1024 \Rightarrow 2^{10} \Rightarrow 16\text{-bit Address}$


Direct mapping: Block size = 4 words $\Rightarrow 2^{10} \Rightarrow 10\text{-bit Address} \Rightarrow 16\text{-bit Address}$




No. of Block in cache memory = $\frac{1024}{4} = 256$ block

$$\begin{aligned} & \frac{1K}{1 \times 1024} \\ &= 2^{10} \\ &\Rightarrow 10\text{-bit Address} \end{aligned}$$


$$tag = M - N = 16 - 10 = 6$$



$$\begin{aligned} & \frac{64 \times 1024 \times 16}{2^6 \times 2^{10}} = 2^{16} \\ &\Rightarrow 16\text{-bit address} \end{aligned}$$



b



(ii) No. of blocks in cache can accommodate

$$= 2^8 = \underline{256} \text{ Block}$$



(iii)

Q. (b) A two-way set associative cache memory uses block of four words. The cache can accommodate a total of 2048 words of Main Memory. The main memory size is 128KX32

(a) Formulate all pertinent information required to construct the cache memory.

(b) What is the size of cache memory


Soln



$$\text{No. of Block in cache} = \frac{2048}{4} = 512 \text{ block} \Rightarrow \text{Set} = \frac{512}{2} = 256 \text{ Set}$$

$$\text{No. of Block in Main memory} = \frac{128 \times 1024}{4} = 32768 \Rightarrow 2^7 \times 2^{10} \Rightarrow 17 \text{ bit Address}$$

Soh
Q




~~Tag = Main memory Address bit - Cache memory Address bit~~

$$\text{Tag} = \frac{\text{Main memory blocks}}{\text{Cache memory sets}} = \frac{32k}{256} = \frac{32 \times 1024}{256}$$
$$= 128$$
$$\Rightarrow 2^7 \Rightarrow 7\text{-bit}$$

Set = No. of Set in Cache Memory
= $256 = 2^8 \Rightarrow 8\text{-bits Set Address}$

b



$$\text{Cache size} = 1024 \times 78 \quad \xrightarrow{\text{index field}}$$
$$\text{Size of cache memory} = \text{No. of words} \times \text{word length}$$
$$= 2^{10} \times 78$$
$$= 1024 \times 78 \quad \underline{\text{only}}$$

Writing into Cache

- ⇒ When CPU need any data it searches it in a cache if data is not present in cache then it is called Miss. and processor retrieved data from main memory and a block of data is transferred from main memory to cache memory.
- ⇒ When the ~~processes~~ processor changes the contents of cache it is also necessary to update its main memory copy also. This can be done in ~~in~~ two ways:

① Write-through ② Write-Back

① Write-through

- ⇒ In write-through method, whenever the CPU updates a cache contents the same updation is made in the main ~~to~~ memory copy immediately,
- ⇒ This method has the advantage that main memory always contains the updated data as in cache memory.

② Write-Back

- ⇒ In write-back method, whenever the CPU (update) writes something into a cache block, that block is marked as flag. When a block that is marked as a flag is to be replaced by a new block, the flag marked block is copied back into the main memory before it is overwritten by the new block.

Q 12.16 : The access time of a cache memory is 100ns and that of main memory 1000ns. It is estimated that 80% of memory requests are for read and the remaining 20% for write. The hit ratio for read accesses only is 0.9. A write-through procedure is used.

- what is the average access time of the system considering only memory read cycles?
- what is the average access time of the system for both read and write requests
- what is the hit ratio taking into consideration the write cycles?

Soln) given, $t_c = 100\text{ns}$, $t_m = 1000$, $h = 0.9$ (hit ratio of read)

$$\begin{aligned} \text{(i). average access time of read } T_c &= h t_c + (1-h)(t_m + t_c) \\ &= 0.9 \times 100 + (1-0.9)(1000 + 100) \\ &= 90 + 0.1 \times 1100 \\ &= 90 + 110 \end{aligned}$$

Average access time of Read $T_c = 200\text{ns}$ Ans

(ii) For both read and write cycle average access

$$\begin{aligned} \text{time} &= P_R \times \text{Avg. access time for read} + (1-P_R) \times t_m \\ &= 80\% \times 200 + (1-80\%) \times 1000 \quad (\text{here, } P_R = \text{Percentage of Read}) \\ &= \frac{80}{100} \times 200 + (1 - \frac{80}{100}) \times 1000 \\ &= 160 + (1-0.8) \times 1000 \\ &= 160 + 0.2 \times 1000 \\ &= 160 + 200 \\ &= 360\text{ns} \text{ Ans} \end{aligned}$$

(iii) Hit ratio when write cycle also considered

$$\begin{aligned} &= P_R \times \text{hit ratio of read} \\ &= 80\% \times 0.9 \\ &= \frac{80}{100} \times 0.9 \\ &= 0.8 \times 0.9 \\ &= 0.72 \text{ Ans} \end{aligned}$$

Q 12.16 : The access time of a cache memory is 100ns and that of main memory 1000ns. It is estimated that 80% of memory requests are for read and the remaining 20% for write. The hit ratio for read accesses only is 0.9. A write-through procedure is used.

- what is the average access time of the system considering only memory read cycles?
- what is the average access time of the system for both read and write requests
- what is the hit ratio taking into consideration the write cycles?

Soln given, $t_c = 100\text{ns}$, $t_m = 1000$, $h = 0.9$ (hit ratio of read)

$$\begin{aligned} \text{(i). average access time of read } T_c &= h t_c + (1-h)(t_m + t_c) \\ &= 0.9 \times 100 + (1-0.9)(1000 + 100) \\ &= 90 + 0.1 \times 1100 \\ &= 90 + 110 \end{aligned}$$

$$\text{Average access time of Read } T_c = 200\text{ns} \quad \text{Ans}$$

$$\begin{aligned} \text{(ii). For both read and write cycle average access time} &= P_R \times \text{Avg. access time for read} + (1-P_R) \times t_m \\ &= 80\% \times 200 + (1-80\%) \times 1000 \quad (\text{here, } P_R = \frac{\text{Percentage of Read}}{100}) \\ &= \frac{80}{100} \times 200 + \frac{1-80}{100} \times 1000 \\ &= 160 + (1-0.8) \times 1000 \\ &= 160 + 0.2 \times 1000 \\ &= 160 + 200 \\ &= 360\text{ns} \quad \text{Ans} \end{aligned}$$

III Hit ratio when write cycle also considered

$$\begin{aligned} &= P_R \times \text{hit ratio of read} \\ &= 80\% \times 0.9 \\ &= \frac{80}{100} \times 0.9 \\ &= 0.8 \times 0.9 \\ &= 0.72 \quad \text{Ans} \end{aligned}$$

Virtual Memory

Virtual memory is a technique that allows the execution of processes that may not be completely in main memory. The main advantage of this scheme is that programs can be larger than the physical memory. Partition of the program or data are brought into main memory from secondary memory when they are required by the CPU.

An address generated by user program is called virtual address and the set of virtual addresses make the virtual address space. Virtual addresses are in secondary memory. A main memory address is called physical address and set of such addresses are called memory space.


Virtual address are always greater than physical address.

The address space and memory space can be divided into groups of equal size. The address space is broken into group of equal size known as page and memory space is broken into group of same size known as blocks.

Consider, a computer with an address space 8K and memory space of 4K if the group is of 1K words, we have 8 pages and 4 blocks. At any given time, upto four pages of address space may reside in Main Memory (RAM) of the four blocks.

Page 0	Page 1	Page 2	Page 3	Page 4	Page 5	Page 6	Page 7
Page 1							
Page 2	Physical Address - PA -	Block 0					
Page 3		Block 1					
Page 4			PA -	Block 2			
Page 5					PA -	Block 3	
Page 6							→ 12-bits Physical Address
Page 7							


Virtual Address Space → 13-bits
Virtual Page Number → 12-bits Physical Address



Virtual
Every address generated by the CPU is divided into two parts:

Mapping of Virtual memory

- Q1
In a page number address and a line within the page. In a computer with 2^P words per page, P bits are used for line-address and remaining high-order bits of the virtual address specify page number.
- Ans
In the example, virtual address is 13 bits. Each page consists of 1K words i.e. 2^{10} words so, 10 bits will be used to specify line numbers and those high-order bits of the virtual address will specify one of the eight pages of the address space.
- Q2
The line number in address space and memory space is same. Hence only mapping required from a page number to a block number.



Memory Page Table

- ⇒ This shows that pages no. 0, 2, 4 and 6 are stored in main memory in blocks 2, 3, 1 and 0. Presence bit tell that whether the page is in main memory or not. If it is 1 the page is available in main memory.

Page Replacement Policies

* The most commonly used replacement algorithms are first-in-first-out (FIFO) and least recently used (LRU).

FIFO → When a page is to be replaced from main memory, the oldest page in the main memory is chosen i.e. the page that has been in memory for the longest time.

⇒ When the page loaded into memory, an identification number is pushed into the FIFO stack. The page whose identification number is at the top of the FIFO stack is removed.

→ The advantage of FIFO algorithm is that it is easy to understand and implement but its performance is not always good.

LRU (Least Recently Used)

* In LRU algorithm, the page that has not been used for the longest period of time is replaced by new page.

→ The principle is very simple, the page that has not been used till now is not going to be used in near future also.

→ This algorithm can be implemented with the help of a counter. Each page that is present in main memory has its associated counter which is incremented by 1 at regular interval of time.

⇒ The page with highest count is the least recently used page and is replaced by the new page when required.

A 12.19 → An address space is specified by 24 bits and the corresponding memory space by 16 bits.

(a) How many words are there in the address space?

(b) How many words are there in the memory space?

A 12.19 Soln Given address space = 24 bits

i.e. size of Address space = 2^{24} words

How many pages and blocks are there in the system?

Size of addressable memory space = 16 bits

Size of main memory = 2^{16}

(a) No. of words in Address space = $2^{24} = 2^4 \times 2^{20}$

= 16 M words Ans

(b) No. of words in memory space = $2^{16} = 2^6 \times 2^{10}$

= 64 K words Ans

(c) Size of one page = 2K words

No. of Pages = Size of secondary memory = $16M = 2^4 \times 2^{20}$

Size of one page

$= 2^3 \times 2^{10}$

Only 3 bits remain in page

$= 8 \times 1024$ pages

Number of last page does not exceed 1024 pages so max = 8×1024 pages

Ans for this problem is 1024 pages

No. of Blocks = $\frac{64K}{2K} = 32$ blocks Ans

following a similar fashion

Q. 2.20 Motivs Mano (Book)

Given, Virtual memory page size = 1K words

$$\text{No. of Pages} = 8$$

$$\text{Size of virtual memory} = 8 \times K = 8 \text{K words}$$

Memory page table contains the following entries:

Page	Block
0	3
1	1
2	0
3	1
4	0
5	0
6	0
7	1

Since there are 8 pages only four blocks can be filled at time & since there are only 4 blocks remaining pages and address that will cause fault are

Address that will cause fault

Page	Address
2	2K
3	3K
5	5K
7	7K

and

Q2) Book (Memory man)

In case of FIFO

4 2 0 1 2 6 1 4 0 1 0 2 3 5 7

Since memory space is 4K word so there can be four pages at a time

FIFO

Page Reference Main memory
page in FIFO

FIFO

initial

0 1 2 4 4 2 0 1

|| is already in queue

2 0 1 2 4 4 2 0 1

6 0 1 2 6 2 0 1 6

|| is already in queue

4 0 1 2 6 2 0 1 6

|| is already in queue

6 0 1 4 6 0 1 6 4

|| is already in queue

2 1 2 4 6 1 6 4 2

|| is already in queue

3 2 3 4 6 6 4 2 3

|| is already in queue

5 2 3 4 5 4 2 3 5

|| is already in queue

7 2 3 5 7 2 3 5 7

|| is already in queue

In case of LRU (Least Recently used)

Page Reference	Pages in memory	LRU used	Most Recently used
initial	0 1 2 4	4 2 0 1	
1	1 2 0 4	4 0 1 2	
2	0 1 2 6	6 1 2 6	
3	1 0 2 6	2 6 0 4	
4	2 4 6	2 6 1 4	
5	0 1 4 6	6 1 4 0	
6	0 1 4 6	6 4 0 1	
7	1 4 6	4 1 0	
8	1 2 4	1 0 2	
9	0 1 2 3	1 0 2 3	
10	0 2 3 5	0 2 3 5	
11	2 3 5 7	2 3 5 7	
12	1 2 3	1 2 3	
13	0 1 2 3	0 1 2 3	
14	0 2 3 5	0 2 3 5	
15	2 3 5 7	2 3 5 7	

→ Book marking manner

Size of segment = 128

= $2^7 \Rightarrow 7\text{-bit segment address}$

Page size = $2^{12} = 4096 \Rightarrow 12\text{-bit Address}$

word = $2^12 \Rightarrow 12\text{-bit Address}$

7 bits

logical Address : [segment] [page] [word]

⑥

Physical address :

12 bits 12 bits

Block Word

Auxiliary Memory or Secondary Memory

- ⇒ The storage device that provide backup storage is called auxiliary memory.
- ⇒ Auxiliary memory has a large storage capacity and is relatively inexpensive, but has low access speed as compared to main memory.
- ⇒ The most commonly used auxiliary memory devices used in computer system are magnetic disks, optical disks, ~~a~~ flash memory and magnetic tape.
- Magnetic Disk
⇒ Magnetic disk are circular metal plate coated with magnetized material on both sides.
- ⇒ Several disks are stacked to a spindle one below the other with read/write head to make a disk pack.
- ⇒ The disk drive consists of a motor and all disks rotate together at very high speed.
- ⇒ Information is stored on the surface of a disk along ~~multiple~~ tracks. These tracks are divided into sections set of ~~two~~ ring called sectors.

called Sector.

⇒ A set of corresponding tracks in all surfaces of a disk pack is called cylinder.

⇒ If a disk has n plates, there are $2n$ surfaces, hence the number of tracks per cylinder is $2n$. The minimum quantity of information which can be stored is a sector, as shown in fig next page.

Surface 1


surface 2

surface 3

surface 4

read/write head

Disk



if a disk has n plates, there are $2n$ surfaces, hence the number of tracks per cylinder is $2n$. The minimum quantity of information which can be stored is a sector.

structure of a disk


cylinder

if a disk has n plates, there are $2n$ surfaces, hence the number of tracks per cylinder is $2n$. The minimum quantity of information which can be stored is a sector.

magnetic disk

surface 1

The one surface of disk with tracks and sector is shown below




one surface of disk

\Rightarrow let s bytes are stored per sector, P sectors are there per track, t tracks per surface and m surfaces. Then the capacity of disk will be
[$\text{capacity} = m \times t \times P \times s$ bytes]

- Seek time (T_s) \Rightarrow The time taken by read/write head to reach the appropriate cylinder is known as seek time (T_s).
- \Rightarrow The maximum seek time is the time taken by the head to reach the innermost cylinder from outermost cylinder.
- \Rightarrow The minimum seek time will be 0 if the head is already positioned on the appropriate cylinder.

Magnetic Tape :- In magnetic tape only one side of ribbon is used for storing data. It is sequential memory which contains thin plastic ribbon to store data and coated by magnetic oxide.

- ⇒ Data read/write is slow because of sequential access.
- ⇒ It is highly reliable which requires magnetic tape drive for writing and reading data.
- ⇒ The width of the ribbon varies from 4mm to 1 inch and it has storage capacity 100 MB to 200 GB.



Magnetic Tape Memory

Advantages :

- ① These are inexpensive.
- ② It provides Backup Storage.
- ③ It can be used for large files.
- ④ It is a reusable memory.
- ⑤ It can be used for copying from disk files.
- ⑥ It is compact and easy to store on racks.

Disadvantages :

- ① It does not allow access randomly.
- ② It requires caring to store. (i.e. humidity, dust free).
- ③ It stored data cannot be easily updated or modified.

Optical Disk :-

- ⇒ An optical disk is any computer disk that uses optical storage techniques and technology to read and write data.
- ⇒ It is a computer storage disk that stores data digitally and uses laser beams to read and write data.
- ⇒ An optical disk is primarily used as a portable and secondary storage device.
- ⇒ compact disks (CD), digital video disk (DVD) and blue-ray disks are example of optical disk.
- ⇒ These disk are commonly used to :
 - * Distribute Software to customers.
 - * Store large amounts of data such as music, images and videos.
 - * Transfer data to different computers or devices.



Flash Memory ⇒

- ⇒ Flash memory is a non-volatile memory chip used for storage and for transferring data between a personal computer and digital devices.
 - ⇒ It has the ability to be electronically reprogrammed and erased.
 - ⇒ Flash memory is a type of electronically erasable programmable read only memory (EEPROM).
 - ⇒ It is less expensive.
 - ⇒ It can erase all the data on an entire chip at one time like a camera's flash.
- Example : Portable devices such as : Digital camera, Smart phones, MP3 player, USB drives, etc...

Advantages :

- ① less power consumed
- ② Non-Volatile memory
- ③ Portable
- ④ Large store space