


· Truth table


_	-	0	0	A
	0		0	B
0	-		0	Sum
	G	0	0	man)

· Logic diagram:



Teacher's Signature:


(a)24 = a.p	Sum= a(+)b	Boolean functions describing the	other is the carry	> Addition will result in two output One of which is the Sum bit, S	A and B.	(1) Half-Addes: - It is a combinational circuit	Theory :-	Tainer	7432 (OR gak)	S (AND A	· Apparatus Required:	Collin. Using Logic gales.	design and v	* Design and Implementation of full/half	Expt. No. 02 Page No.	
		the half		t, Sand	A Company	onal ciscuit		red Kit					ad full	half adder	Date	



	_	•	\ 1	1,1	-			0	Tip.
Carry = AB+BC+AC		K-mal) for Carry -	Cin yor (A xor13);	Cin (A'B' + AB) + Cin (A'B+AB')	(a) expression	and a carry-in bit, Cin, is called full addr.	ed of carry in bit.  A combination	802	


Teacher's Signature:

in the second	
Too har's Signature	
*	
*	
1011	
NE THE OWNER WITH THE	
diagram.	
puts on given	
Conne chons are	
· Procedente:	
Fxpt. No.	
Date	



	( <del>5</del> )	7			(0)	•			•		*	Exp
Subt	Full	3001-		A	a	heory			ppa	Aim:- To	Design	Expt. No.
Subtraction Borrow, Bin	Sub	lean.	boxxow called 1	ive A	Jhs.	1			Apparahus	To	and	03
	sa bstractor:-	ex	ha Ze j	A-B)	Half-Subtractor		1 1	1	1 1	Subtractor during	nd	
and c	bx:-	expression	To Sold Sold Sold Sold Sold Sold Sold Sol	DXC	4 0		Datch	AX	21C	gn Jusi	mple	
d produ	34		ubsh	Dround Dry	Sul		1	9861	- 100 - 100	and	implement	
bit th	S PI	A A B	2 5	2.						logic by	+ 0	
that A a			1 1 .	dikerence	on d				20	4		
an a li	Combinationa		half-substractor	6 0			30	00 tc	306	gotes:	half 11	Pa
B. wi	inal	E.e.	15 to 15	J + 19	Sim					n	Fee	Page No.
with D & Bo	iona		chractor.		6	-	trainer			The state of the s	Subballor	
and produce a difference, D & Boxzow.			nx.	and			<b>E</b>				Salbar	

Teacher's Signature:



· Soolean expaction
---------------------