

This is the implementation of Artemia as done for ASPLOS on breadboards.

Author: Gabriel Marcano

UC San Diego

Sheet: /

File: artemia.kicad_sch

Title: Artemia

Size: USLetter | Date: 2023-09-13


KiCad E.D.A. | KiCad 7.0.8

Rev: A

Id: 1/6

This is the equivalent circuit of the ADP5091-1-EVALZ schematic, with the jumpers set to what we used for Artemia.

BAT is the lines coming from the SMFCs.



Settings for all of the control pins:
 SETSD - Sets shutdown discharge voltage on BAT pin - $-1.011 * (5.9 / 4.12 + 1) =$ between 2.32, 2.59 V due to VINT_REF tolerance
 While BAT voltage < SETSD setpoint, converter is in async mode
 SETBK - Sets backup voltage enable threshold - $-1.011 * (6.04/4.02 + 1) =$ between 2.39 and 2.67 V due to VINT_REF
 While BAT voltage < SETBK setpoint, backup battery is used
 TERM - Sets max BAT voltage - $-3/2 * -1.011 * (5.9 / 4.12 + 1) =$ between 3.48, 3.89 V due to VINT_REF
 Once BAT voltage reaches TERM, disables boost converter
 SETPG - Set PGOOD falling threshold - $-1.011 * (6.19 / (0.1 + 3.83) + 1) =$ between 2.46, 2.75 V due to VINT_REF
 SETHYST - Set PGOOD rising threshold - $-1.011 * (6.19 / (0.1 + 3.83) + 1) =$ between 2.52 and 2.82 V due to VINT_REF
 PGOOD goes high once SYS voltage goes above SETHYST setpoint, and low once it goes below SETPG threshold

Author: Gabriel Marcano

UC San Diego

Sheet: /smfc_ADP/

File: smfc_adp.kicad_sch


Title: Artemia: Energy Harvester

Size: USLetter Date: 2023-09-13

KiCad E.D.A. kicad 7.0.8


Rev: A

Id: 2/6




2.4V Voltage Supervisor
Provides Vgood signal.


Open drain leakage current is max 350nA.
The voltage drop across the pull-up resistor ($V = IR$):
 $0.0000035 \text{ amp} * 1000000 \text{ ohm} = 0.35V$
Typical is around 100nA:
 $0.0000001 \text{ amp} * 1000000 \text{ ohm} = 0.1V$



Switch to control sensing access to VADP





Switch to control sensing access to VRTC



Power Manager (D Flip-Flop)

Latches the value of Vgood on an ENPULSE rising edge.



Author: Gabriel Marciano

UC San Diego

Sheet: /Power Management/

File: power_management.kicad_sch

Title: Artemia: Power Management

Size: USLetter Date: 2023-09-13


KiCad E.D.A. kicad 7.0.8

Rev: A



Id: 3/6

This schematic capture of the Artasie RTC eval board is done partially from inspecting the board, our modifications, and the suggested circuit layout from Ambiq documentation.

In particular, the crystal network is unknown, exactly. Hardware design guide says caps aren't necessary, just use the internal calibration stuff to adjust the input capacitance, but the eval board uses two caps.



We're not sure why the diode at Vcc is needed, but without it the RTC misbehaves when the boost converter turns on.



I've noticed something strange with Vcc with the diode in place. It looks like internally there may be something going on between Fout and Vcc. At very low Fout levels, I'm sometimes seeing traces of a voltage on Vcc and these are proportional to the voltage on Fout. Maybe we need to drive Fout from the battery??? That sounds wasteful.

What prompted this is that with the power supply, if I increased the voltage from 0 to 2V quickly in steps of 0.10V, at around 1.3V the system actually woke up for a second, and then the RTC completely forgets its state.

Author: Gabriel Marciano

UC San Diego

Sheet: /Time/

File: time.kicad_sch

Title: Artemia: Time

Size: USLetter Date: 2023-09-13

KiCad E.D.A. kicad 7.0.8

Rev: A

Id: 4/6

