




Many of the slides in this lecture are either from or adapted from slides provided by the authors of the textbook "Computer Systems: A Programmer's Perspective," 2nd Edition and are provided from the website of Carnegie-Mellon University, course 15-213, taught by Randy Bryant and David O'Hallaron in Fall 2010. These slides are indicated "Supplied by CMU" in the notes section of the slides.


Cache Memories


- Cache memories are small, fast SRAM-based memories managed automatically in hardware
 - hold frequently accessed blocks of main memory
- CPU looks first for data in caches (e.g., L1, L2, and L3), then in main memory
- Typical system structure:


























Note that the cache holds two rows of the matrix.




For each reference to an element of the matrix, its entire row is brought into the cache, even though the rest of the row is not immediately used.





If arrays x and y have the same alignment, i.e., both start in the same cache set, then each access to an element of y replaces the cache line containing the corresponding element of x, and vice versa. The result is that loop is executed very slowly — each access to either array results in a conflict miss.





However, if the two arrays start in different cache sets, then the loop executes quickly — there is a cache miss on just every fourth access to each array.

















The cache still holds two rows of the matrix, but each row may go into one of two different cache lines. In the slide, the first row goes into the first lines of the cache sets, the second row goes into the second lines of the cache sets.



There is still a cache miss on each access.



With a 2-way set-associative cache, our dot-product example runs quickly even if the two arrays have the same alignment.



The L3 cache is known as the last-level cache (LLC) in the Intel documentation.

What About Writes?

- · Multiple copies of data exist:
 - L1, L2, main memory, disk
- · What to do on a write-hit?
 - write-through (write immediately to memory)
 - write-back (defer write to memory until replacement of line)
 - » need a dirty bit (line different from memory or not)
- What to do on a write-miss?
 - write-allocate (load into cache, update line in cache)
 - » good if more writes to the location follow
 - no-write-allocate (writes immediately to memory)
- Typical
 - write-through + no-write-allocate
 - write-back + write-allocate

CS33 Intro to Computer Systems

XVIII-23

Cache Performance Metrics

- · Miss rate
 - fraction of memory references not found in cache (misses / accesses)
 - = 1 hit rate
 - typical numbers (in percentages):
 - » 3-10% for L1
 - » can be quite small (e.g., < 1%) for L2, depending on size, etc.
- · Hit time
 - time to deliver a line in the cache to the processor
 - » includes time to determine whether the line is in the cache
 - typical numbers:
 - » 1-2 clock cycles for L1
 - » 5-20 clock cycles for L2
- Miss penalty
 - additional time required because of a miss
 - » typically 50-200 cycles for main memory (trend: increasing!)

CS33 Intro to Computer Systems

XVIII-24

Let's Think About Those Numbers

- · Huge difference between a hit and a miss
 - could be 100x, if just L1 and main memory
- Would you believe 99% hit rate is twice as good as 97%?
 - consider:
 cache hit time of 1 cycle
 miss penalty of 100 cycles
 - average access time:

```
97% hits: .97 * 1 cycle + 0.03 * 100 cycles ≈ 4 cycles
99% hits: .99 * 1 cycle + 0.01 * 100 cycles ≈ 2 cycles
```

This is why "miss rate" is used instead of "hit rate"

CS33 Intro to Computer Systems

XVIII-25


Writing Cache-Friendly Code

- · Make the common case go fast
 - focus on the inner loops of the core functions
- · Minimize the misses in the inner loops
 - repeated references to variables are good (temporal locality)
 - stride-1 reference patterns are good (spatial locality)

Key idea: our qualitative notion of locality is quantified through our understanding of cache memories

CS33 Intro to Computer Systems

XVIII-26



Matrix Multiplication Example

- Description:
 - multiply N x N matrices
 - O(N³) total operations
 - N reads per source element
 - N values summed per destination
 - » but may be able to hold in register

```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}</pre>
```

CS33 Intro to Computer Systems

XVIII-28

Layout of C Arrays in Memory (review)

- · C arrays allocated in row-major order
 - each row in contiguous memory locations
- · Stepping through columns in one row:

```
- for (i = 0; i < N; i++)
sum += a[0][i];
```


- accesses successive elements
- if block size (B) > 4 bytes, exploit spatial locality
 - » compulsory miss rate = 4 bytes / B
- Stepping through rows in one column:

```
- for (i = 0; i < n; i++)
sum += a[i][0];
```


- accesses distant elements
- no spatial locality!
 - » compulsory miss rate = 1 (i.e. 100%)


CS33 Intro to Computer Systems


XVIII-29





Assume we are multiplying arrays of doubles, thus each element is eight bytes long, and thus a cache line holds four matrix elements.
















```
Summary of Matrix Multiplication
         for (i=0; i<n; i++)
           for (j=0; j<n; j++) {</pre>
                                                 ijk (& jik):
           sum = 0.0;
                                                  • 2 loads, 0 stores
           for (k=0; k<n; k++)
                                                  • misses/iter = 1.25
            sum += a[i][k] * b[k][j];
           c[i][j] = sum;
         for (k=0; k<n; k++)
         for (i=0; i<n; i++) {</pre>
                                                 kij (& ikj):
           r = a[i][k];
                                                  • 2 loads, 1 store
           for (j=0; j<n; j++)
                                                  • misses/iter = 0.5
           c[i][j] += r * b[k][j];
         for (j=0; j<n; j++)
         for (k=0; k<n; k++) {
                                                jki (& kji):
           r = b[k][j];
                                                  • 2 loads, 1 store
           for (i=0; i<n; i++)
                                                  • misses/iter = 2.0
            c[i][j] += a[i][k] * r;
CS33 Intro to Computer Systems
                                    XVIII-36
```

















Summary

- No blocking: (9/8) * n³
 Blocking: 1/(4B) * n³
- Suggest largest possible block size B, but limit 3B² < C!
- Reason for dramatic difference:
 - matrix multiplication has inherent temporal locality:
 - » input data: 3n², computation 2n³
 - » every array element used O(n) times!
 - but program has to be written properly

CS33 Intro to Computer Systems

XVIII-44

Quiz 2

What is the smallest value of B (in 8-byte doubles) for which the cache-miss analysis works?

- a) 1
- b) 2
- c) 4
- d) 8

CS33 Intro to Computer Systems

XVIII-45 Copyright © 2015 Thomas W. Doeppner. All rights reserved.

Concluding Observations

- Programmer can optimize for cache performance
 - how data structures are organized
 - how data are accessed
 - » nested loop structure
 - » blocking is a general technique
- · All systems favor "cache-friendly code"
 - getting absolute optimum performance is very platform specific
 - » cache sizes, line sizes, associativities, etc.
 - can get most of the advantage with generic code
 - » keep working set reasonably small (temporal locality)
 - » use small strides (spatial locality)

CS33 Intro to Computer Systems

XVIII-46