The 8051 Microcontroller


8051 Basic Component

- ■4K bytes internal ROM
- □128 bytes internal RAM
- ☐ Four 8-bit I/O ports (PO P3).
- ☐ Two 16-bit timers/counters
- One serial interface

CPU	RAM	ROM	
I/O Port	Timer	Serial COM Port	

A single chip Microcontroller






Other 8051 featurs

- only 1 On chip oscillator (external crystal)
- 6 interrupt sources (2 external, 3 internal, Reset)
- □ 64K external code (program) memory(only read)PSEN
- □ 64K external data memory(can be read and write) by RD WR
- \square Code memory is selectable by EA (internal or external)
- ☐ We may have External memory as data and code

Embedded System (8051 Application)

- What is Embedded System?
 - *An embedded system is closely integrated with the main system
 - It may not interact directly with the environment
 - For example A microcomputer in a car ignition control



- * An embedded product uses a microprocessor or microcontroller to do one task only
- * There is only one application software that is typically burned into ROM

Examples of Embedded Systems

- Keyboard
- Printer
- □ video game player
- MP3 music players
- □ Embedded memories to keep configuration information
- Mobile phone units
- Domestic (home) appliances
- Data switches
- Automotive controls

Three criteria in Choosing a Microcontroller

- meeting the computing needs of the task efficiently and cost effectively
 - * speed, the amount of ROM and RAM, the number of I/O ports and timers, size, packaging, power consumption
 - easy to upgrade
 - cost per unit
- availability of software development tools
 - * assemblers, debuggers, C compilers, emulator, simulator, technical support
- wide availability and reliable sources of the microcontrollers

Comparison of the 8051 Family Members

- ROM type
 - * 8031 no ROM
 - 80xx mask ROM
 - 87xx EPROM
 - 89xx Flash EEPROM
- □ 89xx
 - ***** 8951
 - ***** 8952
 - ***** 8953
 - ***** 8955
 - ***** 898252
 - ***** 891051
 - * 892051
- Example (AT89C51,AT89LV51,AT89S51)
 - AT= ATMEL(Manufacture)
 - C = CMOS technology
 - LV= Low Power(3.0v)

Comparison of the 8051 Family Members

89XX	ROM	RAM	Timer	Int Source	IO pin	Other
8951	4k	128	2	6	32	-
8952	8k	256	3	8	32	-
8953	12k	256	3	9	32	WD
8955	20k	256	3	8	32	WD
898252	8k	256	3	9	32	ISP
891051	1k	64	1	3	16	AC
892051	2k	128	2	6	16	AC


WD: Watch Dog Timer

AC: Analog Comparator


ISP: In System Programable




8051 Internal Block Diagram










IMPORTANT PINS (IO Ports)

- One of the most useful features of the 8051 is that it contains four I/O ports (P0 - P3)
- □ Port 0 (pins 32-39) : P0 (P0.0~P0.7)
 - 8-bit R/W General Purpose I/O
 - Or acts as a multiplexed low byte address and data bus for external memory design
- □ Port 1 (pins 1-8) : P1 (P1.0~P1.7)
 - Only 8-bit R/W General Purpose I/O
- \square Port 2 (pins 21-28) : P2 (P2.0~P2.7)
 - 8-bit R/W General Purpose I/O
 - Or high byte of the address bus for external memory design
- □ Port 3 (pins 10-17) : P3 (P3.0~P3.7)
 - General Purpose I/O
 - if not using any of the internal peripherals (timers) or external interrupts.
- Each port can be used as input or output (bi-direction)


Port 3 Alternate Functions

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

8051 Port 3 Bit Latches and I/O Buffers




Hardware Structure of I/O Pin




Hardware Structure of I/O Pin

- Each pin of I/O ports
 - Internally connected to CPU bus
 - *AD latch store the value of this pin
 - \triangleright Write to latch=1: write data into the D latch
 - 2 Tri-state buffer :
 - TB1: controlled by "Read pin"
 - ♠Read pin=1: really read the data present at the pin
 - >TB2: controlled by "Read latch"
 - ♠Read latch=1: read value from internal latch
 - *A transistor M1 gate
 - ≻Gate=0: open
 - >Gate=1: close


Writing "1" to Output Pin P1.X




Writing "0" to Output Pin P1.X




Reading "High" at Input Pin



Reading "Low" at Input Pin



Port 0 with Pull-Up Resistors



IMPORTANT PINS


- □PSEN (out): Program Store Enable, the read signal for external program memory (active low).
- ALE (out): Address Latch Enable, to latch address outputs at PortO and Port2
- EA (in): External Access Enable, active low to access external program memory locations 0 to 4K
- RXD, TXD: UART pins for serial I/O on Port 3
- XTAL1 & XTAL2: Crystal inputs for internal oscillator.

Pins of 8051

- □ Vcc (pin 40) :
 - Vcc provides supply voltage to the chip.
 - The voltage source is +5V.
- □GND (pin 20) : ground
- XTAL1 and XTAL2 (pins 19,18) :
 - These 2 pins provide external clock.
 - Way 1: using a quartz crystal oscillator
 - Way 2 : using a TTL oscillator
 - *Example 4-1 shows the relationship between XTAL and the machine cycle.


XTAL Connection to 8051

- ☐ Using a quartz crystal oscillator
- We can observe the frequency on the XTAL2 pin.



XTAL Connection to an External Clock Source

- ☐ Using a TTL oscillator
- □ XTAL2 is unconnected.




Machine cycle

- Find the machine cycle for
- \Box (a) XTAL = 11.0592 MHz
- □ (b) XTAL = 16 MHz.
- Solution:
- \Box (a) 11.0592 MHz / 12 = 921.6 kHz;
- \square machine cycle = 1 / 921.6 kHz = 1.085 μ s
- \Box (b) 16 MHz / 12 = 1.333 MHz;
- \square machine cycle = 1 / 1.333 MHz = 0.75 μ s

Pins of 8051

- \square RST (pin 9) : reset
 - input pin and active high (normally low).
 - > The high pulse must be high at least 2 machine cycles.
 - power-on reset.
 - Upon applying a high pulse to RST, the microcontroller will reset and all values in registers will be lost.
 - Reset values of some 8051 registers
 - power-on reset circuit



RESET Value of Some 8051 Registers:

Register	Reset Value	
PC	0000	
ACC	0000	
В	0000	
PSW	0000	
SP	0007	
DPTR	0000	

RAM are all zero

Pins of 8051

- ☐ /EA (pin 31) : external access
 - There is no on-chip ROM in 8031 and 8032.
 - * The /EA pin is connected to GND to indicate the code is stored externally.
 - ❖ /PSEN & ALE are used for external ROM.
 - For 8051, /EA pin is connected to Vcc.
 - *"/" means active low.
- ☐ /PSEN (pin 29) : program store enable
 - This is an output pin and is connected to the OE pin of the ROM.
 - See Chapter 14.


Pins of 8051

- □ ALE (pin 30) : address latch enable
 - ❖It is an output pin and is active high.
 - *8051 port 0 provides both address and data.
 - The ALE pin is used for de-multiplexing the address and data by connecting to the G pin of the 74LS373 latch.

Address Multiplexing for External Memory

Figure 2-7


Multiplexing the address (low-byte) and data bus




Address Multiplexing for External Memory

Figure 2-8

Accessing external code memory







Accessing External Data Memory

Figure 2-11


Interface to 1K RAM




Timing for MOVX instruction




External code memory




External data memory



Overlapping External Code and Data Spaces




Overlapping External Code and Data Spaces




Overlapping External Code and Data Spaces


- □ Allows the RAM to be
 - written as data memory, and
 - read as data memory as well as code memory.
- ☐ This allows a program to be
 - downloaded from outside into the RAM as data, and
 - * executed from RAM as code.




On-Chip Memory Internal RAM



Registers




Bit Addressable Memory



20h - 2Fh (16 locations X 8-bits = 128 bits)


Bit addressing: mov C, 1Ah or

mov C, 23h.2



Special Function Registers


- □DATA registers
- □CONTROL registers
 - *Timers
 - Serial ports
 - ❖Interrupt system
 - Analog to Digital converter
 - Digital to Analog converter
 - Etc.



Addresses 80h - FFh


Direct Addressing used to access SPRs

Bit Addressable RAM



Bit Addressable RAM

	Byte address	Bit address		Byte address	Bit address	7
	98	9F 9E 9D 9C 9B 9A 99 98	SCON	FF		
				F0	F7 F6 F5 F4 F3 F2 F1 F0	В
Figure 2-6	90	97 96 95 94 93 92 91 90	Pl			9
				E0	E7 E6 E5 E4 E3 E2 E1 E0	ACC
Summary	8D	not bit addressable	THI			
of the 8051	8C	not bit addressable	TH0	D0	D7 D6 D5 D4 D3 D2 - D0	PSW
on-chip	8B	not bit addressable	TL1			
data	8A	not bit addressable	TL0	B8	BCBBBAB9B8	IP
	89	not bit addressable	TMOD			
memory	88	8F 8E 8D 8C 8B 8A 89 88	TCON	B0	B7 B6 B5 B4 B3 B2 B1 B0	P3
(Special	87	not bit addressable	PCON			
Function				A8	AF ACABAA A9 A8	ΙE
Registers)	83	not bit addressable	DPH			
registers	82	not bit addressable	DPL	A0	A7 A6 A5 A4 A3 A2 A1 A0	P2
	81	not bit addressable	SP			ý
	80	87 86 85 84 83 82 81 80	P0	99	not bit addressable	SBUF



Register Banks

- Active bank selected by PSW [RS1,RS0] bit
- Permits fast "context switching" in interrupt service routines (ISR).

PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE.


CY	AC	F0	RS1	RS0	ov	_	Р
CY	PSW.7	Carry Fla	ıg.				
AC	PSW.6	Auxiliary	Carry Flag				
F0	PSW.5	Flag 0 av	ailable to th	e user for g	eneral purp	ose.	
RS1	PSW.4	Register 1	Bank selecto	r bit 1 (SEI	E NOTE 1)		
RS0	PSW.3	Register 1	Bank selecto	r bit 0 (SEI	E NOTE 1)		
ov	PSW.2	Overflow	Flag.				
_	PSW.1	User definable flag.					
P	PSW.0		g. Set/cleare the accum		are each ins	struction c	ycle to i

NOTE:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	RS0	Register Bank	Address
0	0	0	00H-07H
0	1	1 [08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH

8051 CPU Registers



(Accumulator)

PSW (Program Status Word)


□SP (Stack Pointer)

(Program Counter) $\square PC$

□DPTR (Data Pointer)

Used in assembler instructions

Registers



Registers

 \mathbf{A} B R0**DPTR DPH** R1 R2 PC PC **R3** Some 8051 16-bit Register **R4 R5 R6 R7**

Some 8-bit Registers of the 8051

DPL



Overview

- Data transfer instructions
- Addressing modes
- □ Data processing (arithmetic and logic)
- Program flow instructions

Data Transfer Instructions

■ MOV dest, source dest ← source

□ Stack instructions

```
PUSH byte
                ; increment stack pointer,
                       ; move byte on stack
POP byte
                ; move from stack to byte,
                       ; decrement stack pointer
```

□ Exchange instructions

```
XCH a, byte
               ; exchange accumulator and byte
XCHD a, byte
              ; exchange low nibbles of
                     ; accumulator and byte
```

Immediate Mode - specify data by its value

Immediate Mode - continue

MOV DPTR, #7521h

MOV DPL, #21H MOV DPH, #75

COUNT EGU 30

~

mov R4, #COUNT

MOV DPTR, #MYDATA

~ ~

ORG 200H

MYDATA: DB "IRAN"

Register Addressing - either source or destination is one of CPU register

MOV RO, A

MOV A, R7

ADD A,R4

ADD A,R7

MOV DPTR, #25F5H

MOV R5, DPL

MOV R, DPH

Note that MOV R4, R7 is incorrect

Direct Mode - specify data by its 8-bit address Usually for 30h-7Fh of RAM

Mov a, 70h Mov R0,40h Mov 56h,a Mov ODOh,a ; copy contents of RAM at 70h to a ; copy contents of RAM at 70h to a ; put contents of a at 56h to a

; put contents of a into PSW

DATA MEMORY (RAM) INTERNAL DATA ADDRESS SPACE 0xFF Upper 128 RAM Special Function (Indirect Addressing Register's Only) (Direct Addressing Only) 0x80 0x7F (Direct and Indirect Addressing) Lower 128 RAM 0x30 (Direct and Indirect 0x2F Addressing) Bit Addressable 0x20 0x1F General Purpose Registers 0x00

Direct Mode - play with RO-R7 by direct address

```
MOV A, 4 \equiv MOV A, R4
```

```
MOV A,7 \equiv MOV A,R7
```

```
MOV 7,2 \equiv MOV R7, R6
```

```
MOV R2,#5 ; Put 5 in R2
```

MOV R2,5 ; Put content of RAM at 5 in R2

Register Indirect - the address of the source or destination is specified in registers


Uses registers RO or R1 for 8-bit address:

Uses DPTR register for 16-bit addresses:

```
mov dptr, #0x9000 ; dptr ← 9000h
movx a, @dptr ; a ← M[9000]
```

Note that 9000 is an address in external memory

Use Register Indirect to access upper RAM block (+8052)



Register Indexed Mode - source or destination address is the sum of the base address and the accumulator(Index)

```
☐ Base address can be DPTR or PC
    mov dptr, #4000h
    mov a, #5
    movc a, @a + dptr ;a ← M[4005]
```

Register Indexed Mode continue

```
    Base address can be DPTR or <u>PC</u>
        ORG 1000h
        1000 mov a, #5
        1002 movc a, @a + PC ;a ← M[1008]
    PC → 1003 Nop
```

- □ Table Lookup
- MOVC only can <u>read</u> internal code memory

Acc Register

A register can be accessed by direct and register mode

☐ This 3 instruction has same function with different code

0703 E500

mov a,00h

0705 8500E0

mov acc,00h

0708 8500E0

mov 0e0h,00h

Also this 3 instruction

070B E9

mov a, r1

070C 89E0

mov acc, r1

070E 89E0

mov 0e0h,r1

SFRs Address

□ B - always direct mode - except in MUL & DIV

0703 8500F0 mov b,00h

0706 8500F0 mov 0f0h,00h

0709 8CF0 mov b,r4

070B 8CF0 mov 0f0h,r4

□ P0~P3 - are direct address

0704 F580 mov p0,a

0706 F580 mov 80h,a

0708 859080 mov p0,p1

Also other SFRs (pcon, tmod, psw,....)

SFRs Address

All SFRs such as (ACC, B, PCON, TMOD, PSW, P0~P3, ...) are accessible by name and direct address But both of them Must be coded as direct address

8051 Instruction Format

immediate addressing

Op code

Immediate data

add a,#3dh

:machine code=243d

Direct addressing

Op code

Direct address

mov r3,0E8h

:machine code=ABE8

8051 Instruction Format

Register addressing

Op code	$ \mathbf{n} \mathbf{n} \mathbf{n}$	
070D E8	mov a,r0	;E8 = 1110 1000
070E E9	mov a,r1	;E9 = 1110 1001
070F EA	mov a,r2	$;EA = 1110 \ 1010$
0710 ED	mov a,r5	; ED = 1110 1101
0711 EF	mov a,r7	; Ef = 1110 1111
0712 2F	add a,r7	
0713 F8	mov r0,a	
0714 F9	mov r1,a	
0715 FA	mov r2,a	
0716 FD	mov r5,a	
0717 FD	mov r5.a	

8051 Instruction Format

Register indirect addressing

Op code i

mov a, @Ri

; i = 0 or 1

070D E7

mov a,@r1

070D 93

movc a,@a+dptr

070E 83

movc a,@a+pc

070F E0

movx a,@dptr

0710 FO

movx @dptr,a

0711 F2

movx @r0,a

0712 E3

movx a,@r1

8051 Instruction Format

relative addressing

Op code

Relative address

```
here: sjmp here ;machine code=80FE (FE=-2)
Range = (-128 ~ 127)
```

□ Absolute addressing (limited in 2k current mem block)

A10-A8	Op code		A7-	A 0	07FEh
0700		1		org 0700h	
0700 E1	06	2		ajmp next	;next= <mark>706h</mark>
0702 00		3		nop	
0703 00		4		nop	
0704 00		5		nop	
0705 00		6		nop	
		7	next:		
		8		end	

8051 Instruction Format

Long distance address

Op code


A15-A8

A7-A0

Range = $(0000h \sim FFFFh)$

```
0700
0700 020707
0703 00
0704 00
0705 00
0706 00
```

Stacks



Go do the stack exercise.....

Stack

- Stack-oriented data transfer
 - Only one operand (direct addressing)
 - SP is other operand register indirect implied
- Direct addressing mode must be used in Push and Pop

```
mov sp, #0x40 ; Initialize SP
push 0x55 ; SP ← SP+1, M[SP] ← M[55]
; M[41] ← M[55]
pop b ; b ← M[55]
```

Note: can only specify RAM or SFRs (direct mode) to push or pop. Therefore, to push/pop the accumulator, must use acc, not a

Stack (push,pop)

```
□ Therefore
     Push a ; is invalid
     Push r0
              ;is invalid
     Push r1 ; is invalid
     push acc ;is correct
     Push psw
              ;is correct
     Push b ;is correct
     Push 13h
     Push 0
     Push 1
     Pop 7
     Pop 8
     Push 0e0h ;acc
     Pop OfOh
              ;b
```

Exchange Instructions

two way data transfer

```
XCH a, 30h
```

XCH a, R0

XCH a, @RO

XCHD a, RO

```
; a \leftrightarrow M[30]
```

; $a \leftrightarrow R0$

 $; a \longleftrightarrow M[R0]$

; exchange "digit"

```
a[7..4] a[3..0]
```

R0[7..4] R0[3..0]

Only 4 bits exchanged


Bit-Oriented Data Transfer

- transfers between individual bits.
- □ Carry flag (C) (bit 7 in the PSW) is used as a singlebit accumulator
- RAM bits in addresses 20-2F are bit addressable

mov C, P0.0

mov C, 67h

mov C, 2ch.7



SFRs that are Bit Addressable

SFRs with addresses ending in 0 or 8 are bit-addressable. (80, 88, 90, 98, etc)

Notice that all 4 parallel I/O ports are bit addressable.

Byte			Byte		
address	Bit address		address	Bit address	
98	9F 9E 9D 9C 9B 9A 99 98	SCON	FF	1	
			F0	F7 F6 F5 F4 F3 F2 F1 F0	В
90	97 96 95 94 93 92 91 90	P1			
			E0	E7 E6 E5 E4 E3 E2 E1 E0	ACC
8D	not bit addressable	THI			
8C	not bit addressable	TH0	D0	D7 D6 D5 D4 D3 D2 - D0	PSW
8B	not bit addressable	TL1			, in the second
8A	not bit addressable	TL0	B8	BCBBBAB9B8	IP
89	not bit addressable	TMOD			
88	8F 8E 8D 8C 8B 8A 89 88	TCON	B0	B7 B6 B5 B4 B3 B2 B1 B0	P3
87	not bit addressable	PCON			
			A8	AF ACABAAA9A8	IE
83	not bit addressable	DPH			
82	not bit addressable	DPL	A0	A7 A6 A5 A4 A3 A2 A1 A0	P2
81	not bit addressable	SP			
80	87 86 85 84 83 82 81 80	P0	99	not bit addressable	SBUF

Data Processing Instructions

Arithmetic Instructions Logic Instructions

Arithmetic Instructions

- □ Add
- □ Subtract
- ☐ Increment
- Decrement
- Multiply
- Divide
- Decimal adjust

Arithmetic Instructions

Mnemonic	Description	
ADD A, byte	add A to byte, put result in A	
ADDC A, byte	add with carry	
SUBB A, byte	subtract with borrow	
INC A	increment A	
INC byte	increment byte in memory	
INC DPTR	increment data pointer	
DEC A	decrement accumulator	
DEC byte	decrement byte	
MUL AB	multiply accumulator by b register	
DIV AB divide accumulator by b register		
DA A	decimal adjust the accumulator	

ADD Instructions

add a, byte ; a \leftarrow a + byte ; a \leftarrow a + byte + C addc a, byte

These instructions affect 3 bits in PSW:

C = 1 if result of add is greater than FF

AC = 1 if there is a carry out of bit 3

OV = 1 if there is a carry out of bit 7, but not from bit 6, or visa versa.

Program Status Word (PSW)

Bit	7	6	5	4	3	2	1	0
Flag	CY	AC	F0	RS1	RS0	0٧	F1	Р
Name	Carry Flag	Auxiliary Carry Flag	User Flag 0	Register Bank Select 1	Register Bank Select 0	Overflo w flag	User Flag 1	Parity Bit

Instructions that Affect PSW bits

Instructions that Affect Flag Settings ⁽¹⁾				
Instruction	Fla	ıg	Instruction	Flag
ADD ADDC SUBB MUL DIV DA RRC RLC SETB C	C OV X X X X 0 X 0 X X X X 1	X	CLR C CPL C ANL C,bit ANL C,bit ORL C,bit ORL C,bit MOV C,bit CJNE	C OV AC 0 X X X X X X X

ADD Examples

0011 1111

1101 0011

0001 0010

■ What is the value of the C, AC, OV flags after the second instruction is executed?

$$C = 1$$

$$AC = 1$$

$$OV = 0$$

Signed Addition and Overflow

2's complement:

0000	0000	00	0
 0111	1111	7F	127
1000	0000	80	-128
	1111	FF	-1

```
0111 1111 (positive 127)
0111 0011 (positive 115)
 1111 0010 (overflow
cannot represent 242 in 8
bits 2's complement)
 1000 1111 (negative 113)
1101 0011 (negative 45)
0110 0010 (overflow)
```

```
0011 1111 (positive)
1101 0011
           (negative)
0001 0010 (never overflows)
```

Addition Example

```
; Computes Z = X + Y
; Adds values at locations 78h and 79h and puts them in 7Ah
             78h
       equ
            79h
       equ
             7Ah
       equ
       org 00h
        ljmp Main
       org 100h
Main:
       mov a, X
       add a, Y
       mov Z, a
        end
```

The 16-bit ADD example

```
; Computes Z = X + Y (X,Y,Z are 16 bit)
       equ 78h
X
           7Ah
       egu
           7Ch
       equ
       org 00h
       ljmp Main
       org 100h
Main:
       mov a, X
       add a, Y
       mov Z, a
        mov a, X+1
       adc a, Y+1
       mov Z+1, a
       end
```

Subtract

SUBB A, byte

subtract with borrow

Example:

SUBB A, $\#0\times4F$; A \leftarrow A - 4F - C

Notice that

There is no subtraction WITHOUT borrow.

Therefore, if a subtraction without borrow is desired, it is necessary to clear the C flag.

Example:

Clr c

SUBB A, #0x4F ; A ← A − 4F

Increment and Decrement

INC A	increment A
INC byte	increment byte in memory
INC DPTR	increment data pointer
DEC A	decrement accumulator
DEC byte	decrement byte

- The increment and decrement instructions do NOT affect the C flag.
- Notice we can only INCREMENT the <u>data pointer</u>, not decrement.

Example: Increment 16-bit Word

☐ Assume 16-bit word in R3:R2

```
mov a, r2
add a, #1
                 : use add rather than increment to affect C
mov r2, a
mov a, r3
addc a, #0
                 ; add C to most significant byte
mov r3, a
```

Multiply

When multiplying two 8-bit numbers, the size of the maximum product is 16-bits

$$FF \times FF = FE01$$

(255 x 255 = 65025)

MUL AB

; BA
$$\leftarrow$$
 A * B

Note: B gets the High byte

A gets the Low byte

Division

☐ Integer Division

```
DIV AB  ; divide A by B

A ← Quotient(A/B)
B ← Remainder(A/B)
```

OV - used to indicate a divide by zero condition. C - set to zero

Decimal Adjust

```
DA a ; decimal adjust a
```

Used to facilitate BCD addition.

Adds "6" to either high or low nibble after an addition to create a valid BCD number.

Example:

```
mov a, #23h

mov b, #29h

add a, b ; a \leftarrow 23h + 29h = 4Ch (wanted 52)

DA a ; a \leftarrow a + 6 = 52
```

Logic Instructions

- Bitwise logic operations
 - (AND, OR, XOR, NOT)
- Clear
- Rotate
- Swap

Logic instructions do NOT affect the flags in PSW

Bitwise Logic

ANL -> AND

ORL → OR

XRL → XOR

CPL → Complement

Examples:

00001111

10101100 ANL

00001100

00001111

ORL 10101100

10101111

00001111

10101100 XRL 10100011

 $\frac{10101100}{01010011}$ CPL

Address Modes with Logic

```
ANL-AND
```

ORL - OR

XRL – eXclusive oR

```
a, byte
  difect, reg. indirect, reg,
  immediate
```

```
byte, a
direct.
```

byte, #constant

CPL – Complement

ex: cpl a a

Uses of Logic Instructions

- Force individual bits low, without affecting other bits. anl PSW, #0xE7 ; PSW AND 11100111
- Force individual bits high. orl PSW, #0x18 ; PSW OR 00011000
- Complement individual bits xrl P1, #0x40 ;P1 XRL 01000000

Other Logic Instructions

CLR - clear

RL - rotate left

RLC - rotate left through Carry

RR - rotate right

RRC - rotate right through Carry

SWAP - swap accumulator nibbles

CLR (Set all bits to 0)

CLR A

CLR byte (direct mode)

CLR Ri (register mode)

CLR @Ri (register indirect mode)


Rotate

Rotate instructions operate only on a

RL a

Mov a, #0xF0

RR a




; a← 11110000

; a← 11100001

RR a

Mov a, #0xF0

RR a




; a← 11110000

; a← 01111000

Rotate through Carry

RRC a


mov a, #0A9h add a, #14h rrc a



; a ← A9 ; a ← BD (10111101), C←0 ; a ← 01011110, C←1

RLC a

mov a, #3ch setb c



; $a \leftarrow 3ch(00111100)$

 $; c \leftarrow 1$

; a ← 01111001, C←1


Rotate and Multiplication/Division

□ Note that a shift left is the same as multiplying by 2, shift right is divide by 2

```
; A← 00000011 (3)
mov a, #3
               ; c← 0
clr C
               ; A \leftarrow 00000110 (6)
rlc a
               : A \leftarrow 00001100 (12)
rlc a
               ; A← 00000110 (6)
rrc a
```

Swap

SWAP a



mov a, #72h swap a

; a ← 27h

; a ← 27h

Bit Logic Operations

Some logic operations can be used with single bit operands

```
ANL C, bit
ORL C, bit
CLR C
CLR bit
CPL C
CPL bit
SETB C
SETB bit
```

"bit" can be any of the bit-addressable RAM locations or SFRs.

Shift/Mutliply Example

Program segment to multiply by 2 and add


Program Flow Control

- Unconditional jumps ("go to")
- Conditional jumps
- □ Call and return

Unconditional Jumps

- □ SJMP <rel addr> ; Short jump, relative address is 8-bit 2's complement number, so jump can be up to 127 locations forward, or 128 locations back.
- LJMP <address 16>; Long jump
- □AJMP <address 11> ; Absolute jump to anywhere within 2K block of program memory
- JMP @A + DPTR ; Long
 indexed jump

Infinite Loops



Start: mov C, p3.7

mov p1.6, C

sjmp Start

Microcontroller application programs are almost always infinite loops!

Re-locatable Code

Memory specific NOT Re-locatable (machine code)

```
org 8000h
Start: mov C, p1.6
mov p3.7, C
ljmp Start
end
```

Re-locatable (machine code)

```
org 8000h
Start: mov C, p1.6
mov p3.7, C
sjmp Start
end
```

Jump table

```
Mov dptr, #jump_table
Mov a, #index_number
Rl a
Jmp @a+dptr
```

Jump_table: ajmp case0
ajmp case1
ajmp case2
ajmp case3

Conditional Jump

□ These instructions cause a jump to occur only if a condition is true. Otherwise, program execution continues with the next instruction.

- ☐ There is no zero flag (z)
- Content of A checked for zero on time

Conditional jumps

Mnemonic	Description				
JZ <rel addr=""></rel>	Jump if $a = 0$				
JNZ <rel addr=""></rel>	Jump if a != 0				
JC <rel addr=""></rel>	Jump if $C = 1$				
JNC <rel addr=""></rel>	Jump if C != 1				
JB <bit>, <rel addr=""></rel></bit>	Jump if bit = 1				
JNB <bit>,<rel addr=""></rel></bit>	Jump if bit != 1				
JBC <bir>, <rel addr=""></rel></bir>	Jump if bit =1, &clear bit				
CJNE A, direct, <rel addr=""></rel>	Compare A and memory, jump if not equal				

Example: Conditional Jumps

```
if (a = 0) is true
  send a 0 to LED
else
  send a 1 to LED
```

```
jz led_off
Setb P1.6
sjmp skipover
```

led_off: clr P1.6

mov A, PO

skipover:

More Conditional Jumps

Mnemonic	Description			
CJNE A, #data <rel addr=""></rel>	Compare A and data, jump if not equal			
CJNE Rn, #data <rel addr=""></rel>	Compare Rn and data, jump if not equal			
CJNE @Rn, #data <rel addr=""></rel>	Compare Rn and memory, jump if not equal			
DJNZ Rn, <rel addr=""></rel>	Decrement Rn and then jump if not zero			
DJNZ direct, <rel addr=""></rel>	Decrement memory and then jump if not zero			

Iterative Loops

```
For A = 0 to 4 do
   \{\ldots\}
       clr a
loop:
       inc a
       cjne a, #4, loop
```

```
For A = 4 to 0 do
   \{\ldots\}
       mov R0, #4
loop: ...
       djnz R0, loop
```

Iterative Loops(examples)

```
mov a,#50h
mov b,#00h
cjne a,#50h,next
mov b,#01h
```

next: nop end

```
mov a,#0aah
mov b,#10h
Back1:mov r6,#50
Back2:cpl a
djnz r6,back2
djnz b,back1
end
```

```
mov a,#25h
mov r0,#10h
mov r2,#5
Again: mov @ro,a
inc r0
djnz r2,again
end
```

```
mov a,#0h
mov r4,#12h
Back: add a,#05
djnz r4,back
mov r5,a
end
```

Call and Return

- ☐ Call is similar to a jump, but
 - *Call pushes PC on stack before branching

```
; stack ← PC
acall <address 11>
                             : PC \leftarrow address 11 bit
```

lcall <address 16> ; stack \leftarrow PC $: PC \leftarrow address 16 bit$

Return

- Return is also similar to a jump, but
 - Return instruction pops PC from stack to get address to jump to

```
ret
```

; PC ← stack

Subroutines

```
call to the subroutine
 Main:
              acall sublabel
sublabel:
                          the subroutine
              ret
```

Initializing Stack Pointer

- SP is initialized to 07 after reset. (Same address as R7)
- With each push operation 1st, pc is increased
- When using subroutines, the stack will be used to store the PC, so it is very important to initialize the stack pointer. Location 2Fh is often used.

mov SP, #2Fh

Subroutine - Example

```
square: push b

mov b,a

mul ab

pop b

ret
```

□ 8 byte and 11 machine cycle

□ 13 byte and 5 machine cycle

Subroutine - another example

```
; Program to compute square root of value on Port 3
; (bits 3-0) and output on Port 1.
       orq 0
                                                    reset service
       ljmp Main
Main: mov P3, #0xFF; Port 3 is an input
loop: mov a, P3
       anl a, #0x0F; Clear bits 7...4 of A
                                                   main program
       lcall sqrt
       mov P1, a
       simp loop
sqrt:
       inc a
                                                   subroutine
       movc a, @a + PC
       ret
                                               - data
       db 0,1,1,1,2,2,2,2,2,3,3,3,3,3,3,3,3
       end
```

Why Subroutines?

- Subroutines allow us to have "structured" assembly language programs.
- ☐ This is useful for breaking a large design into manageable parts.
- ☐ It saves code space when subroutines can be called many times in the same program.

example of delay

```
mov a, #0aah
Back1:mov p0,a
lcall delay1
cpl a
sjmp back1
Delay1:mov r0, #0ffh; 1cycle
Here: djnz r0, here ; 2cycle
ret ; 2cycle
end
```

Delay=1+255*2+2=513 cycle

```
Delay2:
    mov r6,#0ffh
back1: mov r7,#0ffh;1cycle
Here: djnz r7,here;2cycle
    djnz r6,back1;2cycle
    ret ;2cycle
    end
```

```
Delay=1+(1+255*2+2)*255+2
=130818 machine cycle
```

Long delay Example

```
equ P1.6
GREEN LED:
                    ooh
               org
                                  reset service
               ljmp Main
                    100h
               org
                   GREEN LED
               clr
Main:
Again:
               acall Delay
                                   main program
               cpl GREEN LED
               sjmp Again
                    R7, #02
Delay:
               mov
Loop1:
               mov R6, #00h
                    R5, #00h
Loop0:
               mov
                                   subroutine
               djnz R5, $
               djnz R6, Loop0
```

djnz R7, Loop1

ret

END

```
; Move string from code memory to RAM
            org 0
            mov dptr, #string
            mov r0,#10h
Loop1:
            clr a
            movc a,@a+dptr
            jz stop
            mov @r0,a
            inc dptr
            inc r0
            sjmp loop1
            sjmp stop
Stop:
; on-chip code memory used for string
            org 18h
            db 'this is a string',0
String:
            end
```

```
; p0:input p1:output
          mov a, #0ffh
          mov p0,a
          mov a,p0
back:
          mov pl,a
          sjmp back
          setb p1.2
          mov a, #45h ; data
      jnb p1.2,again ;wait for data
Again:
  request
                          ; enable strobe
          mov p0,a
          setb p2.3
```

clr p2.3

```
back: setb p1.2
acall delay
Clr p1.2
acall delay
sjmp back
```




Interrupts

. .

Program Execution

mov a, #2 mov b, #16 mul ab mov R0, a mov R1, b mov a, #12 mov b, #20 mul ab add a, R0 mov R0, a mov a, R1 addc a, b mov R1, a



return

end

Interrupt Sources

- Original 8051 has 5 sources of interrupts
 - Timer 0 overflow
 - Timer 1 overflow
 - External Interrupt 0
 - External Interrupt 1
 - Serial Port events (buffer full, buffer empty, etc)
- ☐ Enhanced version has 22 sources
 - More timers, programmable counter array, ADC, more external interrupts, another serial port (UART)

Interrupt Process

- If interrupt event occurs AND interrupt flag for that event is enabled, AND interrupts are enabled, then:
- Current PC is pushed on stack.
- Program execution continues at the interrupt vector address for that interrupt.
- When a RETI instruction is encountered, the PC is popped from the stack and program execution resumes where it left off.

Interrupt Priorities

- What if two interrupt sources interrupt at the same time?
- ☐ The interrupt with the highest PRIORITY gets serviced first.
- All interrupts have a default priority order.
- Priority can also be set to "high" or "low".

Interrupt SFRs

Figure 12.9. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	IEGF0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bitl	Bit0	SFR Address:
A						((bit addressable)	0xA8
3 0000000000	600000000000000000000000000000000000000	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	va.	xexexexexexexexe	080808080808080808		0.0000000000000000000000000000000000000	

Interrupt enables for the 5 original 8051 interrupts:

Timer 2

Serial (UARTO)

0 = Disable

Timer 1

Global Interrupt Enable – must be set to 1 for any interrupt to be enabled

External 1

Timer 0

1 = Enable

External 0

Interrupt Vectors

Each interrupt has a specific place in code memory where program execution (interrupt service routine) begins.

External Interrupt 0: 0003h

Timer 0 overflow: 000Bh

0013h External Interrupt 1:

Timer 1 overflow: 001Bh

Serial : 0023h

Timer 2 overflow (8052+) 002bh

Note: that there are only 8 memory locations between vectors.

Interrupt Vectors

To avoid overlapping Interrupt Service routines, it is common to put JUMP instructions at the vector address. This is similar to the reset vector.

```
org 009B ; at EX7 vector
ljmp EX7ISR
cseg at 0x100 ; at Main program
Main: ... ; Main program
... ; Interrupt service routine
... ; Can go after main program
reti ; and subroutines.
```

Example Interrupt Service Routine

```
EX7 ISR to blink the LED 5 times.
;Modifies R0, R5-R7, bank 3.
  ISRBLK: push PSW
                                 ; save state of status word
             mov PSW, #18h
                               ;select register bank 3
             mov R0, #10
                                 :initialize counter
   Loop2:
             mov R7, #02h
                                 ; delay a while
   Loop1:
             mov R6, #00h
   Loop0:
             mov R5, #00h
             djnz R5, $
             djnz R6, Loop0
             djnz R7, Loop1
             cpl P1.6
                                  ; complement LED value
                                 ;go on then off 10 times
             djnz R0, Loop2
             pop PSW
             reti
```