

Serial Data Transfer Schemes:-5.1) Serial Data Communication:-

The data within micro computer is transferred in parallel as it is a fastest way to transfer. For transferring a data over long distances, however parallel data transmission requires too many wires. Therefore data can be sent long distance is usually converted from parallel form to serial form so that it can be sent on a single wire (or) pair of wires. Serial data received from a distant source is converted to parallel form & distant source is converted so that it can easily be transferred on micro computer buses.

Classification of serial Data transfer:-

3 types of Data transmission modes

- 1). Simplex
- 2). Half Duplex
- 3). Full-duplex.


① Simplex:- The data line can transmit data only in one direction.



Eg:- ① transmission from micro Computer to Printer


② " for Earthquake sensor to radio station.

② Half Duplex:- Data can takes place either direction between two systems, but can only occur in one direction at a time. In this mode, each device can both transmit (or) receive but not at the same time.



Eg:- Walkie talkie system.

③ Full Duplex :- In this mode of transmission, both systems can send and receive data at the same time. ②



The full duplex mode is like a two way street with traffic flowing in both direction, at the same time.

e.g.:- Telephone network.


5.2) Serial Data transmission formats:-

→ The transmission formats considered from issues such as Asynchronization, direction of data flow, speed, errors and medium of transmission.

→ There are 2-methods of serial data transmission.

- (a) Synchronous
- (b) Asynchronous.

① Synchronous :- In synchronous format, a received and transmitted synchronized, a block of characters is transmitted along with the synchronization information. It is used for high speed transmission. If operating clock frequency of transmitter and receiver is exactly same ($f_T = f_R$) then it is called Synchronous serial data transfer. if there is slight difference in frequency there will be error in data transmission.




(3)

b) Asynchronous :-

It is character oriented when no. data is being sent, the signal line is in a constant high (or) masking state.

Transmission begins with one start bit, followed by a character and one (or) two stop bits. This is also known as framing.

The transmission start bit is always at Low (0) and stop bit is always at high (1). The transmission of 11 bits for an ASCII character in asynchronous format i.e. one start bit eight character bits, and two stop bits.



The efficiency of this format is low, because 10, (or) 11 bits are required to transmit a 7 bit data word such as ASCII character.

The Asynchronous format is generally used in low speed transmission.

5.3) 8251 USART (universal Synchronous Asynchronous Receiver & Transmitter):-

The 8251 PIC (Programmable Communication Interface) is a Programmable chip designed for synchronous & asynchronous serial data communication, packaged in 28-pin DIP.

The chip converts the parallel data into a serial stream of bits suitable for serial transmission.

It is able to receive a serial stream of bits and convert it into parallel data types to be read by microprocessor.

→ It has in built baudrate generator


→ It allows full duplex transmission and reception.

→ It provides double buffering of data both in the Tx section & Rx section.


4

- It provides error detection logic, which detects Parity, overrun and programming errors.
- It is fabricated in 28 pin DIP and its all pins and pin are TTL compatible.
- It has modem control logic, which supports basic data set control signals.

Pin diagram:-



8251 USART Block diagram:-



The block diagram of 8251 includes five sections.

- 1) Data Bus Buffer
- 2) Read/Write Control logic
- 3) Modern Control
- 4) Transmitter section
- 5) Receiver section.

1) Data Bus Buffer :- It interfaces the internal bus of 8251 with system bus. along with the data, control word, command word, and status information. are also transferred through the data bus buffer.

2) Read/Write Control logic :- Controls the operation of the peripheral depending upon operations initialised by CPU. It has 6 - op signals, control logic and 3-buffer Registers, data registers, control register & status register. When signal goes low, the 8251 is selected by CPU for communication. If it is high, no Read/Write operation performed. (i) CS → Chip Select :- When the signal is high, the Control Reg (81) is addressed, when it is low, data buffer is addressed. The Control Reg and Status Reg are differentiated by WR and RD signal respectively.

(ii) CD → Control Data :- When this signal goes low, the CPU either writes in the Control Reg (81) sends output to the data buffer.

(iv) RD → Read :- When signal goes low, the CPU either reads a status from

Status Reg (81) Accept data from the data buffer.

(v) RESET :- A high on this Resets the 8251 and forces into Idle mode.

(vi) CLK :- This is the clock op, usually connected to system clock.

The op frequency should be at least 30 times greater than the receiver (or) transmitter data bit transfer rate.

⑥

The Control Reg is 16-bit Reg for a control word of two independent bytes. first byte is made instruction } Address as second " " Command" } o/p Port

- * Status Reg checks the ready status of a peripheral or is addressed as o/p Port.
- * Data Buffer Reg can be addressed as o/p Port and o/p Port.

<u>CS</u>	<u>CD</u>	<u>RD</u>	<u>WR</u>	function.
0	1	1	0	CPU writes instructions in Control Reg
0	1	0	1	" Reads status from Status Reg
0	0	1	0	" o/p's data to the Data buffer
0	0	0	1	" accepts data from data buffer
1	x	x	x	USART is not selected.

3) Modem Control:- The Modem Control Unit handles the modem handshake signals to coordinate the communication b/w the modem and the USART.

2-o/p signals and 2-o/p signals are associated with modem control section.

(i) DSR - Data Set Ready:- This o/p used as a general purpose one bit inverting o/p port. This status is checked by CPU by status read operation.

This is used to check if the data set is ready when communicating with modem.

(ii) DTR - Data Terminal Ready:- o/p is used as general purpose one bit inverting o/p port. This is used to indicate that the

device is ready to accept data when 8251 is communicating with modem.

(iii) RIS - Request to send :- It is also used as general Purpose one bit
inverting dp Reg that can be programmed to low to indicate the
modem that the receiver is ready to receive a data byte from
the modem.

(iv) CIS - Clear to send :- A low on this pin enables the 8951 to
transmit serial data if rxEN bit in the Command byte is '1'.

4) Transmitter Section:- The transmitter accepts parallel data from CPU and
converts them into serial data.
It has 2-Reg. A buffer Reg to hold 8-bits and op Reg to
Convert 8-bits into stream of serial bits.
When ever the op Reg is empty, the contents of buffer Reg are transferred
to the op Reg. This section transmitt data on to the TxD Pin
with appropriate framing bit.

(i) TxD → Transmit Data :- Serial bits are transmitted on this line
with framing bits (start & stop) and parity bit... etc.

(ii) TxC → Transmitter clock :- This op signal controls the rate at
which bits are transmitted by the USART the clock freq can be
1, 16, (or) 64 times the baud.

(iii) TX RDY :- Transmitter Ready :- It is a dp signal, when it is high
it indicates that the buffer Reg is empty and the USART is ready
to accept a byte. This signal is reset when a data byte is loaded
in to the buffer.

(iv) TxE - Transmitter Empty :- It is an dp signal logic '1' on this
line indicates that dp Reg is empty. This signal is reset when
a byte is transferred from the buffer to the dp register.

5) Received Section :- The receiver accepts serial data on the 'Rxline' ⑧ from a peripheral and converts them into parallel data. This section has two registers

① The received I/O Register

② The buffer Register

When the RxI line goes low the control logic assumes it is a START bit, waits for half a bit time, and samples the line again.

If the line is still low, the I/O registers accepts the following bits,

from a character and backs it into the buffer register.

In Asynchronous mode two I/O signals and one I/O signal are necessary.

(i) RxD - Received data :- Bits are received serially on this line and

converted into a parallel byte in the received I/O Reg.

Converted into a parallel byte at which

(ii) RxC - Received clock :- The clock signal that controls rate at which

bits are received by the USART. In Asynchronous mode clock can be

set 1, 16, (or) 64 times the baud.

Set 1, 16, (or) 64 times the baud.

(iii) RxRDY - Received Ready :- It is an I/O signal. It goes high when

the USART has a character in the buffer Reg and is ready

to transfer it to the CPU.

to transfer it to the CPU.

(iv) SYNDET / BD (Sync-Detect / Break detect) :- It has 2 uses, when the

device is operating in Asynchronous mode, this pin will go high if the

serial data I/O line RxI stays low for more than 2-character

times. The signal then indicates an intentional break in data

transmission (or) a break in signal line. When programmed for

synchronous data transmission this pin will go high.

Synchronous data transmission

5.4) Initializing an 8251 (8251 Control words & Status words)

To initialize an 8251, must send a Mode word and then a Command word to Control register address for the device.



The Status word provides the information concerning register status and transmission errors and this word is read from Control reg address.

The Control word is divided in 2-format

(a) mode word


(b) Command word.

(a) Mode Word:- It is an operational characteristics of 8251A. After internal (reset command) (B) external (reset input pin) reset, this must be written to configure the 8251 as per required operation. once this has been written onto 8251A Sync character (d) command instruction may be programmed. Further as per the requirements, to change mode of operation from Synchronous to Asynchronous, (B) vice-versa, 8251 has to be reset using chip select.



(i) Asynchronous mode (Transmission):- When a data character is sent to 8251A by the CPU, it adds start bit, followed by optional parity bit and stop bits using the Asynchronous mode instruction Control word format.

This sequence is then transmitted using TXD of pin on the falling edge of TxC. When no data character is sent by CPU to 8251A, the TXD output remains high if a break has not been detected.



(a) fig:- Mode instruction format for Asynchronous Mode.
(Transmitter & Receiver)

Transmitter OLP

TXD marking

Start Bit

D₀ - D₁


D_x

Parity Bit

Stop Bit

Programmed by character length

Assembled data OLP TXD



CPU Byte (5-8 bits/char)


(b) fig:- Asynchronous transmit mode format.

(ii) Asynchronous mode (Received):-

A falling edge on RxD opp line marks a start bit. A baud rate of 16X and 64X, this start bit is again checked at the centre of start bit pulse and if detected low, it is valid start bit which starts counting.


The bit counter locates the data bits, Parity bits and Stop bit. If Parity bit is set '1' when error occurs.

If a low level is detected as the stop bit, the framing error flag is set.



Received format:-

Serial Data I/O P



The receiver requires only one stop bit to mark end of data bit string, regardless of stop bit programmed at transmitting end. This 8-bit character is then loaded into parallel I/O buffer of 8251A. RxRDY pin is then raised high to indicate to the CPU that a character is ready for it. If the previous character has not been read by the CPU, the new character replaces it, and overrun flag is set indicating that previous character is lost.

This error flags can be cleared using Reset instruction,

(iii) Synchronous Mode (Transmission):- The TxD output is high until the CPU sends a character to 8251A which usually is a SYNC character. When this line goes low, the first character is serially transmitted out. All the characters are shifted out on falling edge of TxC, Data is shifted out at the same rate as TxC, over TxD output line. If the CPU buffer becomes empty, the SYNC character (8) characters are inserted in data stream over TxD output.

The TxEMPTY pin is raised high to indicate that the 8251A is empty (ie no byte to transmit) and transmitting SYNC characters. The TxEMPTY pin is reset, automatically when data character is written to 8251A by the CPU.

(iv) Synchronous Mode (Received):- In this mode, the character synchronization can be achieved internally (d) externally. If it is programmed then "ENTER HUNI" command should be included on the first Command instruction word written in to the 8251A. The data on RXD Pin is sampled on rising edge of the RXC.

The 8251A is programmed for two sync characters, the subsequent received character is also checked. When both characters matches the hunting stops.

The SYNDET pin is set high and is reset automatically by a status read operation. If a parity bit is programmed as the middle of parity bit. SYDET signal will not go as high as the middle of parity bit.





fig:- TXEMPTY Signal and Sync Characters.





fig: Data formats of Synchronous Mode.

(b) Command Word :-

This instruction controls the actual operation of the selected formats like enable transmit/receive, each reset and modern control. Once the mode instruction written into 8251A and selected internally by 8251A, all further control inserted internally by 8251A, will load command instruction. If $CF = 1$ will load mode instruction format.



5.5) Pin Structure of RS-232C :- 1486

5-14

Secondary transmitted data	14	• 1 Protective Ground
Transmission Signal Element timing - (DCE)	15	• 2 Transmitted data (TxD)
Secondary received data	16	• 3 Received data (RxD)
Received signal	17	• 4 Request to send (RTS)
Element timing - DCE unassigned	18	• 5 Clear to send (CTS)
Secondary request to send	19	• 6 Data Set Ready (DSR)
DCE - Data Terminal Ready	20	• 7 GND
single quality detector.	21	• 8 Reserved for Data Set testing
Ring indicator	22	• 9 " " " Set "
Data signal rate selector	23	• 10 Unsigned
Transmit Signal Element unsigned.	24	• 11 Secondary received line signal detector
	25	• 12 Secondary clear to send (SCB)
		• 13

Pins 2,3,7 are used for minimum interface b/w Computer & Peripheral.

The values of logic 1 & logic 0 of RS-232 driver is

logic 1 = -3V to -15V

logic 0 = +3V to +15V

Voltage & Current specifications of RS-232C

logical '0' = +3V

logical '1' = -3V

maximum length = 50ft

maximum speed = 20 k baud

Driver open circuit voltage = $25V_{max}$

Driver O/P " range = 5-15V

" " off resistance = 300Ω

" " off threshold = -3 to +3V

Received O/P threshold = $(5-15V) = 3k-7k\Omega$



RS 232C to TTL Interfacing:-

It is divided in to 4-graph.

- (a) Data signals, (b) Control signals (c) timing signals (d) ground
- (*) The 8251 USART has TTL signals on its dp.
- (*) The TTL signals of 8251 are not compatible with data signals of RS 232C.
- (*) The standard way to interface RS 232 and TTL levels with MC 1488 Quad TTL to RS 232 drivers and MC 1489 Quad RS 232 to TTL receivers.

(*) The MC 1488 require + & - supplies.

(*) The MC 1489 " only +5V



Pin 14 = +12V

Pin 1 = -12V

Pin 7 = GND.

Capacitors are used to reduce the noise. &

Connector:- 9-Pin DIN Connector

1 Pin - DCD (Data Carrier Detect)

2 Pin - RxD

3 Pin - TxD

4. Pin - DTR


5. Pin - GND

6. Pin - DSR

7. Pin - RTS

8 Pin - CTS

9 Pin - Ri (Ring indicator).



DB-9

Data terminal equipment *Data communication equipment*

length of cable in between DTE & DCE can be maximum 50 feet
and max speed of data transfer is 20K baud..

- * In RS 232 data are transmitted as voltage. It is defined in reference to Data terminal Equipment (DTE) and DCE (Data Communication Equipment)
 - * Modems and other equipments used to send serial data over long distance are known as DCE
 - * The terminals and computers that are sending or receiving the serial data are referred to as DTE.
 - * In response to the need for signal and handshake standards between DTE and DCE, the Electronic Industries Association developed EIA Standard RS232C.
- This standard describes function of 25 signals and handshake pins for serial data transfer. It also describes the voltage levels and impedance levels, rise and falling time, maximum bit rate, and max-capacitance for these signals lines.
- * In this 25 pins are not need, a 9-Pin DIN Connector is used.

⑦ connector:-

1 pin - \overline{DCD} (data carrier detect)

2 pin - RXD

3 pin - TXD

4 pin - \overline{DTR}

5 pin - SND

6 pin - \overline{DSR}

7 pin - \overline{RTS}

8 pin - \overline{CTS}


9 pin - RI (Ring indicator)

(length of cable in between DTE & DCE can be maximum of
50 feet. Max. speed of data transfer is 20k Baud.

TTL TO RS-232 & Vice Versa:-

In the conversion of TTL to RS-232 & RS-232 to TTL we will use

DC's MC1488 & MC1489.



MC1488

MC1489

8

MC 1488 uses positive or negative supply. 330PF capacitors are normally connected by user at the output to reduce noise. Cable length is upto 50 feet.

USB [Universal Serial Bus developed by INTEL]

Many of the peripherals such as scanners, digital cameras, video devices, printers, pen drives are connected to PC. With RS-232C we can able to interface these peripheral devices ~~which~~ to be connected to host (PC) PC. Each of these peripherals had complicated installation procedures.

We need to have ADD-ON-CARDS too. The speed was also slow. To overcome these problems USB was developed.

features of USB:-

- * USB has a common interface to all types of peripherals.
- * Using USB, upto 127 peripheral devices can be connected to HOST (PC)

- * Individual USB cables can be as long as 5 metres. USB Hubs, devices can be upto 3 meters from host.

- * A USB cable has two wires of power (+5V or GND) and a twisted pair of wires to carry the data.

↳ USB 1.1 supports two high speed protocols.

- ↳ Asynchro. protocol operates at 1.5Mbps.

- ↳ Syncro. (Synchronous) protocol operates at 12Mbps.

↳ USB 2.0 supports 40 times the speed of USB 1.1 i.e. 480Mbps.

It actually supports 3 speeds (1.5, 12 & 480 Mbps).

It supports variety of operating system.

USB connector:-

USB HUB:- It will have four (8) more USB ports. By using it, user can able to interface many devices to computer.

USB protocols:-

USB is a serial interface. The information sent is organised in the form of packets of frames. This is done to provide error checking, flow control & to synchronize the devices.

Each USB transaction consists of the following.

1x TOKEN packet

as data packet

3) +handshake packet

44 start of frame pocket.

Token packet:- It is generated by host to describe what is to

↳ data packets carries the data bits.

- ↳ data packet
- ↳ handshake packet reports if data (or) token was received

(indicates that device is
unable to receive (or) trans-
mit data & it requires
host intervention)

2 pin \rightarrow RXD
3 pin \rightarrow TXD
4 pin \rightarrow DTR
5 pin \rightarrow GND
6 pin \rightarrow DSR
7 pin \rightarrow RTS
8 pin \rightarrow CTS
9 pin \rightarrow RI [Ring Indicator]

Length of cable in between DTE & DCE can be max of 50 feet Max speed of Data T/F is 20K Baud.


8251 INTERFACING :-

TTL to RS 232C & Vice versa :-

In the conversion of TTL to RS 232C, & RS 232C to TTL we will use IC's MC 1488 & MC1489.

MC 1488 uses +ve & -ve supply, 330PF capacitors are normally connected by user at the output.

noise cable length is upto 50 feet.



be maximum
Baud.

USB :- Universal serial Bus developed by intel.

Many of the peripherals such as scanners, digital cameras, video devices, printers, pen drives are connected to PC. with RS-232C we can able to interface these peripheral devices to PC. each of these peripherals had complicated installation procedures. we need to have ADD-ON cards too. The speed was also slow. To overcome these problems USB was developed.

Features of USB :-

- * USB has a common interface to all types of peripherals.
- * Using USB, upto 127 Peripheral devices can be connected to Host → [PC]
- * Individual USB cables can be as long as 5 meters. USB HUBs, devices can be upto 30 meters from Host.

- * A USB cable has two wires of power (+5V) & a twisted pair of wires to carry the data.
- & a twisted pair of wires to carry the data.
- & a twisted pair of wires to carry the data.
- * USB 1.1 supports two high speed protocols:-
 1> Asynchronous protocol operates at 1.5 Mbps.
 2> Synchronous [Isochronous] protocol operates at 12 Mbps.
- * USB 2.0 supports 40 times the speed of USB 1.1 i.e. 480 Mbps. It actually supports 3 speeds (1.5, 12 & 480).
- * USB 2.0 increases the productivity by allowing multiple PC applications simultaneously.
- * It supports a variety of operating systems.

USB Connector :- It is a 4-pin connector. 4 signals are +5V, GND, -data, +data.

USB HUB :- It will have 4 or more USB ports. By using it, user can able to interface many devices to computer.

USB Protocols :-

USB is a serial interface. The information sent is organised in the form of packets & frames. This is done to provide error checking, flow control & to synchronize the devices.

Each USB Transaction consists of the following.

- 1> Token Packet.
- 2> DATA Packet.
- 3> Handshake Packet.
- 4> Start of Frame Packet.

1) Token Packet :- It is generated by Host to decide what is to follow & whether data transaction will

be read (or) written.

- ② DATA Packet :- It carries the data bits.
- ③ Handshake Packet :- It Reports if data or Token was received successfully (or) If the end point is stalled (or) not available to accept data.
 - ↳ Indicates that device is unable to receive or transmit data & it requires Host intervention.
- ④ SOF Packet :- There is one More packet sent by Host every 1ms \pm 500 ns on a Full speed bus or every 125 μ s \pm 0.0625 μ on A high speed bus.

USB Process :-

The Host assigns the address to each device connected to it. This process is called "Enumeration". It also checks what types of data transfer is required.

Interrupt Mode → It is used by device which sends very little data like Mouse (or) keyboard.

BULK Mode → It is used by device which requires data in one big Packet like printer.

Isochronous Mode → Used by streaming devices like speaker. Here data streams b/w Host & device in Real time.

UNIT - 6

INTERNAL ARCHITECTURE OF 8259

Architect

8259 consists of 8 functional blocks

- ↳ Bidirectional data buffer
- ↳ R/W Logic
- ↳ Control logic
- ↳ Interrupt request register
- ↳ Priority resolver
- ↳ In-service register
- ↳ Interrupt mask register
- ↳ Cascade buffer/comparator

Bidirectional data buffer ($D_7 - D_0$)

These 8 bi-directional data bus is connected to system bus of 8086. It is used for writing control words & reading status words of 8259.

8259 sends interrupt type to CPU on these lines.

8259 : Programmable interrupt controller (PIC)

① In small systems number of devices interrupting the CPU will be less. Hence two interrupt lines NMI, INTR is sufficient.

If no. of interrupting devices are more then it is not sufficient to run those interrupt devices by using two interrupt lines.

By using 8259 user can able to connect many no. of interrupting devices to 8086 MP & run those interrupt. It adds 8 priority encoded interrupt to 8086.

The 8 interrupts will be input to 8259 & O/P of 8259 will be connected to INTR pin of 8086. These interrupts can be expanded upto 64 interrupts.


from CPU

to CPU

from

to

Architecture of 8259 :



Read / write logic : ($A_0, \bar{R}D, \bar{W}R$ & $\bar{C}S$)

It controls the data transfers through buffer when device is selected through $\bar{C}S$ line. A_0 is used to select different command words to 8259.

Control logic : ($\bar{I}NT, \bar{I}NTA$)

It controls the timing & activities of other blocks. Interrupt related signals are also controlled by this block.

Interrupt Request Register : (IRR)

This block has got 8 inputs $\bar{I}R_0, \bar{I}R_1, \dots, \bar{I}R_7$ external devices will send the interrupt request on these lines. These requests will be registered by IRR. At any given point IRR indicates how many interrupt lines are active. Each bit corresponds to one interrupt.

Priority Register : (PR)

It determines the priorities of active interrupts and devices which interrupt should be serviced & when there are

different priority schemes which can be selected by software.

In fixed priority mode IRO has highest priority & IR7 has lowest

In-service Register (ISR) - 8 bit register

This register keeps track of which interrupts are being serviced currently. For each interrupt being served corresponding bit will be set. This register can't be written by CPU but is read to know the status of interrupt.

Interrupt Mask Register (IMR) - 8 bit register

It is used to mask (disable) the interrupt request input. Each bit controls one interrupt.

Logic 0 → Enable corresponding interrupt

Logic 1 → disable " "

This register can be written & read by CPU.

Cascade Buffer / Comparator (AS_{0-2} , \bar{SP} / \bar{EP})

It provides the interface between master 8259 & slave 8259's. It is used to expand the interrupts beyond 8. CASO's lines are used for slave identification.

\bar{SP} / \bar{EP} signal is used to identify 8259 master (0) slave.

If it is high, then 8259 is a master otherwise slave.

Sequence of operation:

The interrupts through 8259 are connected to 8086 using INTR line.

If interrupt flag is set & INTR becomes active high, 8086 will do the following:

1. 8086 will pulse INTA signal twice indicating to 8259 that interrupt has been accepted.
2. 8259 will send the type number of highest priority interrupt line to 8086 on D0-D7 lines during second INTA pulse.

3. 8086 u

the the

4. 8086 p

ISR at

Sequence activates

1. IRR re

2. The pr

case of

picked

3. Now

to see

assume

4. ISR i

service.

the PR

interrupt

is conn

5. 8086

8259 w

indicate

is bit

service.

6. During

type

7. ISR

service

3. 8086 will multiply this type number by four & get the corresponding address from interrupt vector table
4. 8086 pushes flag registers on stack & then executes the ISR at the address received above.

Sequence of operations occurring in 8259 before it activates INTR:

1. IRR registers the interrupt requests
2. The priority resolver interacts with IRR, ISR & IMR. In case of multiple interrupts, highest priority interrupt is picked up.
3. Now the corresponding bit in IMR is checked by PR to see if this interrupt can be allowed or not. Let us assume that it is allowed.
4. ISR is now checked to see if any interrupt is under service. If a higher priority interrupt is under service the PR will take no action. If no higher priority interrupt is being serviced at will activate INT which is connected to INTR of 8086
5. 8086 sends two INTA pulses: using the first pulse 8259 will reset the corresponding IR bit of IRR to indicate the request is accepted & set the corresponding IS bit of ISR to indicate which IR level is under service.
6. During the second INTA pulse 8259 will send the type numbers of interrupt.
7. ISR bit will be reset at the end of interrupt service routine.

Interfacing of 8259 with 8086:

Programming of 8259:

8259 is programmed by two sets of command words. They are Initialization Command word (ICW's) & Operation Command word (OCW).

- * ICW's are programmed to begin with & decide the basic operations of 8259
 - * OCW's are programmed during the normal course of operation

DeWitt's

There are four Icws are used in 8259 programming

TCWI:

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
A ₇	A ₆	A ₅	1	CIM	ADI	SNGL	IC ₄

$\hookrightarrow D_0$ $\begin{cases} \rightarrow 0 \Rightarrow ICW4 \text{ is not needed} \\ \rightarrow 1 \Rightarrow " " \text{ needed} \end{cases}$

$\hookrightarrow D_1$ $\begin{cases} \rightarrow 0 \rightarrow \text{Cascade mode is used} \\ \rightarrow 1 \rightarrow \text{Single mode is used} \end{cases}$

$\hookrightarrow D_2$ is labelled as ADI (Address Interval). It is used by 8085 only.

$\hookrightarrow D_3$ is labelled as LTIM (Level trigger interrupt mode)

D_3 $\begin{cases} \rightarrow 0 \rightarrow \text{Interrupt request line is edge triggered} \\ \rightarrow 1 \rightarrow " " " " \text{ level triggered} \end{cases}$

$\hookrightarrow D_5 - D_7 \Rightarrow A_5 - A_7$ of interrupt vector address.

These are used by 8085 only.

ICW2 :

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
T ₇ A ₁₅	T ₆ A ₁₄	T ₅ A ₁₃	T ₄ A ₁₂	T ₃ A ₁₁	A ₁₀	A ₉	A ₈

$\hookrightarrow D_0 - D_7$ are labelled as A₈-A₁₅ (interrupt vector address used by 8085)

$\hookrightarrow D_0 - D_2 \Rightarrow$ not used by 8086

$\hookrightarrow D_3 - D_7 \Rightarrow T_3 - T_7$ (interrupt vector type)

they are used by 8086 & will be 5 MSB's of 8 bit interrupt type number.

ICW3 :

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
S ₇	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀

X	X	X	X	X	ID ₂	ID ₁	ID ₀
---	---	---	---	---	-----------------	-----------------	-----------------

Master

slave.

ICW3 is required only when there is more than one 8259 & cascading is used.

ICW3 master :

D₀-D₇ $\rightarrow S_0 - S_7$ (slave 0 - slave 7)

$D_0 - D_2 \Rightarrow I_{D_0} - I_{D_2}$. These 3 bits identify the slave.

ICW4:

07								
X	X	X	SFM	BYF	MIS	AC01	MPM	D0

data in one big

data stream

$D_0 \rightarrow 0 - 8085 \text{ MP} \rightarrow 8\text{-bit}$
 $\rightarrow 1 - 8086 \text{ MP} \rightarrow 16\text{-bit}$

$D_1 \rightarrow 0 - \text{for normal end of interrupt}$
 $\rightarrow 1 - \text{for automatic } " " "$

$D_2 \rightarrow 0 - 8259 \text{ to be slave}$
 $\rightarrow 1 - " " " \text{ master}$

$D_3 \rightarrow 0 - \text{for non buffer mode}$
 $\rightarrow 1 - \text{for buffer mode}$

$\overline{SP} / \overline{EN} \rightarrow \text{Input}$

$\rightarrow \text{Output}$

$D_4 \rightarrow 0 - \text{not specially fully nested mode}$
 $\rightarrow 1 - \text{specially fully nested mode}$

$D_5 - D_7 - \text{Not used}$

OCW8:

There are three OCW's once 8259 is programmed using ICW's, it is ready to accept interrupts. However during its operation various mode can be selected through OCW's.

OCW1:

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
M_7	M_6	M_5	M_4	M_3	M_2	M_1	M_0

$0 \rightarrow \text{mask}$
 $1 \rightarrow \text{unmask}$

It is used to set and reset the mask bits in the interrupt mask register.

$D_0 - D_7$ are labelled as $M_0 - M_7$ (mask 0 to mask 7)

$D_0 = 1 - I_{R0}$ is masked (or) disabled

$= 0 - I_1$ " unmasked (or) enabled

OCW2:

D ₇	D ₆	D ₅ , D ₄	D ₃	D ₂	D ₁	D ₀
R	SL	EOI	0	0	L ₂	L ₁

It decides how to respond to an interrupt.

D₀-D₂ \Rightarrow L₀-L₂ (level 0 - level 2)

These bits are used only in specific rotation mode & Specific EOI command

D₅ - EOI (End of interrupt)

D₆ - S₁ (Specific Level).

D₇ - R (rotation)

OCW3:

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
X	ESMM	SMM	X	!	P	RR	RIS

D₀ - RIS (Read Interrupt Service Register)

D₀ $\begin{cases} 0 - \text{Selects IRR} \\ 1 - \text{Selects ISR} \end{cases}$

D₁ \rightarrow RR (read register)

D₁ $\begin{cases} 0 - \text{no read operation} \\ 1 - \text{read either IRR or ISR} \end{cases}$

D₂ \rightarrow P (poll command)

D₂ $\begin{cases} 0 - \text{Reset poll command} \\ 1 - \text{Set poll command} \end{cases}$

D₅ - SMM (Special mask mode) \rightarrow PR

D₆ - ESMM (Enable special mask mode) } TMR

ESMM

SMM

Function

0

X

No action

1

0

Reset SMM

1

1

Set SMM

8253 programmable interval timer:


PIT is a counter which triggers an interrupt when they reach their programmed count. It is a 24 pin D_Q. These PIT consists of 3 counters R/W logic, data buffer, control word register.

D ₇	1	24	Vcc
D ₆	2	23	WR
D ₅	3	22	RD
D ₄	4	21	(CS)
D ₃	5	20	A ₁
D ₂	6	19	A ₀
D ₁	7	18	CLK2
D ₀	8	17	Out 2
CLK0	9	16	Gate 2
auto	10	15	CLK1
Gated0	11	14	Out 1
GND	12	13	Gate 1

Features of 8253:

- 3 independent 16-bit down counters
- It can operate upto 2.6 MHz
- Counter can be programmed in six different modes
- Each counter has two I/P signals, CLK, gate & the O/P signal OUT

interrupts, others
24 pins
logic, data bus



Data bus buffer:

This tri-state, bi-direction, 8 bit-buffer is used to interface the 8253 to the system data bus.

It has 3 functions.

- ↳ Programming the modes of 8253
- ↳ Loading the count register
- ↳ Reading the count values

RIW logic :

It has 5 signals. \bar{RD} , \bar{WR} , \bar{CS} & address lines A0, A1 in peripheral I/O device (peripheral mode)

\bar{RD} & \bar{WR} are connected to \bar{IDR} & \bar{IOW}

In memory map mode \bar{RD} & \bar{WR} is connected to MEMP & MEMW. A0 & A1 of 8253 is connected to A0 & A1 of CPU.

The control word register & counters are selected according to the signals on lines A0 & A1.

Data in sec b

	A1	A0	Selection
+	0	0	counter 0
+	0	1	counter 1
+	1	0	counter 2
b	1	1	control word register

Control word register:

It is used to write a command word which specifies the counter to be used (binary or BCD) & either a read (or) write operation.

Counter:

Counter can operate in either binary (or) BCD and its gate & DIP are configured by the selection of modes in the control word register, counters are fully independent.

The programmer can read the contents of any of the three counters without disturbing the actual count in them.

8253 Control word format:

SC1	SC0	RWD1	RWD0	M2	M1	M0	BCD
-----	-----	------	------	----	----	----	-----

M2	M1	M0	mode
0	0	0	0
0	0	1	1
x	1	0	2
x	1	1	3
1	0	0	4
1	0	1	5

- SC - Select counter

- SC1, SC0

0 0 → Select Counter 0

0 0 0 mode 0

0 0 1 mode 1

x 1 0 mode 2

x 1 1 mode 3

1 0 0 mode 4

1 0 1 mode 5

1 1 → Illegal for 8253 used in 8254

RWD1, RWD0

0 0 → Counter latch command

0 1 → RWD least significant byte only

1 0 → RWD most

1 1 → RWD least

" " "

" first

Then most significant byte

BCD → 0 - binary counter 16-bits
1 - binary coded decimal counter.

8253 programming modes

There are 5 modes present in PIT

Mode 0 - interrupt on terminal count

Mode 1 - hardware triggerable one-shot

Mode 2 - Rate Generator

Mode 3 - Square wave rate generator

Mode 4 - Software triggered strobe

Mode 5 - Hardware triggered strobe

Signal States modes	Low (on) going low	Rising	High
Mode 0	Disables counting	—	Enables counting
Mode 1	—	1. Initiates counting 2. Resets output after next clock	—
Mode 2	1. disables counting 2. Sets the o/p immediately high	1. Reloads counter 2. initiates counting	enables counting
Mode 3	1. disables counting 2. Sets the o/p immediately high	1. Reloads counter 2. initiates counting	Enables counting
Mode 4	Disables counting	—	Enables counting
Mode 5	—	Initiates counting	—