


## Algorithms for Addition & Subtraction:-


- ① When the signs of A & B are identical, add the two magnitude and attach the sign of A to result.  
↳ (Addition magnitude)
- ② When signs of A & B are different and the two magnitude <sup>complement</sup>, and attach the sign of A to result.  
↳ (Subtraction)
- ③ In addition when signs of A & B are different complement the magnitude and subtract smaller from larger. choose sign of result to be same as 'A'. if  $(A > B)$  (or) complement of A-sign if  $(A < B)$ .  
 If two magnitudes are equal subtract B from A and make sign of result positive.
- ④ In subtraction when signs of A & B are identical, complement the magnitude and subtract smaller from larger.  
 → choose the sign of result same as A if  $(A > B)$  (or) complement of A-sign if  $(A < B)$   
 → if the two magnitudes are equal subtract 'B' from 'A' and make the sign of result positive.

Note:-  
 → The two algorithms are similar except for sign complementation.  
 → The procedure to be followed for identical sign in addition algorithm is same as for different sign in subtraction algorithm. and vice versa.



- A & B are two registers hold magnitude of two numbers.
- As & Bs are flip-flops indicates sign.
- Parallel Adder Perform Addition operation.
- (A & As) form an Accumulator where results stored.
- Complementer Provided Complement for B-reg based on mode  $\oplus$ .
- when  $M=0 \Rightarrow \oplus$  going to Parallel Adder = 0 & o/p of B transferred to Parallel Adder.  
i.e.  $S = A + B$ . (Addition)
- when  $M=1 \Rightarrow \oplus$  going to Parallel Adder = 1 & o/p of B is complemented and transferred to Parallel Adder.  
 $S = A + \bar{B} + 1 \Rightarrow$  (Subtraction)
- S is o/p of Parallel Adder is applied to  $\oplus$  of A-reg.
- The o/p of carry is transferred to flip-flop 'E' which can be checked to determine the relative magnitude of two no's.
- The Add over flop (AVF) flip-flop holds overflow bit when A & B are added.

### Addition operation



To check relative magnitude of two no.: transfer to flip-flop 'E' is given & as follow.

Eq. (i)  $A \geq B$

$$\begin{aligned} \text{let } A &= 2 \\ B &= 5 \end{aligned}$$

$$\begin{aligned} 2 &= 010 \\ 5 &= 101 \rightarrow \text{2's complement of } B \end{aligned}$$

$$\begin{aligned} \Rightarrow 010 &\rightarrow \text{is comple} \\ &\quad \downarrow +1 \\ \underline{011} & \leftarrow \end{aligned}$$

$$\begin{array}{r} \text{Add } A + B \text{ now: - } \\ \begin{array}{r} 010 \\ + 011 \\ \hline 101 \end{array} \\ -3 \leftarrow \underline{101} \end{array}$$



Given  $A \leftarrow A + 1$

$$A = 101$$

$$A \leftarrow \underline{\frac{1}{10}} *$$

i.e.  $A = 2$  sufficient to define ' $A_S$ '

$$110 \Rightarrow \underline{\frac{1}{1}} 001$$

$$\underline{\frac{1}{1}} 010 = 2, \text{ Select. and}$$

$(A_S \leftarrow \bar{A}_S)$  Proved.

Case (ii)  $\rightarrow (A \leq B)$

$$\text{If } E = 1 \quad \text{let } A = 5 \text{ & } B = 2.$$

$$\begin{aligned} 5 &= 101 \\ 2 &= 010 \rightarrow \text{2's complement} \Rightarrow 101 \end{aligned}$$

Subtraction operation

now  $A - B$  is

$$3 = \frac{101}{\underline{110}} \text{ here } (A = 011 \text{ & } E = 1)$$

Case (iii) If  $A = 2 ; B = 2$ .

$$\begin{array}{r} A - B \Rightarrow \begin{array}{r} 010 \\ - 110 \\ \hline 100 \end{array} \\ \Rightarrow \textcircled{1} 000 \Rightarrow A. \quad (\text{i.e. } A_S \leftarrow 0) \\ F = 1 \end{array}$$

Addition operation

Eq:-  $A = 2 ; B = 5$

$$\begin{array}{r} = 010 \\ - 101 \\ \hline 111 \end{array}$$

no carry

Eq:-  $A = 3 ; B = 5$

$$\begin{array}{r} = 011 \\ - 101 \\ \hline 1000 \end{array}$$

carry  $\leftarrow \textcircled{1}$

over flow.

8 value

here overflow bit of 8 can not be added so carry out of E is copied in to add overflow (AVF)

$(AVF \leftarrow E)$  1.

2

## Multiplication of two fixed point binary no's in signed representation

Multiplication of two fixed point binary numbers in signed representation is done with paper and pencil by a process of successive shift and add operations as shown below:



$$\begin{array}{r}
 23 \\
 \times 19 \\
 \hline
 10111 \\
 10411 \\
 00000 \\
 \hline
 10411
 \end{array}
 \quad \text{multiplicand}$$

$$\begin{array}{r}
 437 \\
 110110101 \\
 \hline
 \end{array}
 \quad \text{Product}$$

- The process consists of looking at successive bit of the multiplicand least significant bit first.
- If multiplier is 1, multiplicand is copied down; otherwise zeros are copied down.
- Numbers copied in successive lines are shifted by 1 position to the left from the previous numbers.
- Finally, numbers are added & final product is formed.
- Sign of the product is determined by the signs of the multiplicand and the multipliers.
- If they are same  $\Rightarrow$  sign is +ve
- If they are different  $\Rightarrow$  sign is -ve.

### Hardware Implementation

- Multiplication is implemented in digital computer with a few changes with respect to normal process.
- a) Instead of providing registers to store intermediate binary numbers (which is equal to no. of bits of multiplier) and then adding to obtain the product, it is convenient to provide an adder for the summation of only binary nos. & successively accumulate the partial products in a register.
  - b) Instead of shifting the multiplicand to the left, the partial product is shifted right, which results in leaving the partial product and the multiplicand in the required relative positions.
  - c) When corresponding bit of multiplier is 0, there is no need to add all zeros to the partial product since it will not alter its value.



→ Hardware requires two more registers sc and q when compared to addition & subtraction.

- Initially, E = 0 and A = 0
- multiplicand is in B, multiplier is in Q and its sign in Qs
- sc is initially set to number equal to no. of bits in multiplier.
- sc is decremented by 1 after forming each partial product.
- least significant bit is denoted by qn which is tested.
- when qn = 0, product is formed & process stops.
- If multiplier bit is 0, nothing is done.
- If multiplier bit is 1, sum of A and B from partial product which is transferred to EA register.
- Then both partial products and multiplier are shifted right (E  $\rightarrow$  A  $\rightarrow$  Q) by 1 bit in last the case.
- On will now hold the bit of the multiplier which must be inspected next.
- sign of result is stored in Qs which is xor of Qs and Qs.
- Initial value of sc = n-1 where word has n-bits. Since an operand must be stored with its sign, 1 bit of the word will be occupied by the sign and the magnitude will consist of n-1 bits.

$$2 \times 3 = 6$$

$A = 010 \rightarrow$  multiplicand

$$3 = \frac{011}{010} \rightarrow \text{multiplied}$$

$$\begin{array}{r}
 010 \\
 000 \\
 \hline
 00110 = 6 \rightarrow \text{product}
 \end{array}$$

(14)

(13)















Fig. 1-12 A two-binary-digit number in BCD representation.

(multiplicand) and 10101 (multiplier). The signs were not necessary.

$$\Rightarrow A \cdot Q = B \times Q \Rightarrow 31 \times 21 = (66)_{10}$$

Multiplication	E	A	B	SC
$\begin{array}{r} \times 12345 \\ \hline \end{array}$	0	00000	10101	101
Multiplication in S				

$Q_n = 1$ , add B		
start EAC	0	11111
stop EAC	0	04341
	100.	11010

On = 0; show EAO  
On = 1; add B

short EAO	0	4.0024	0.1310	0.10
long EAO	0	0.1004	4.0212	0.01

On = 4 add 8  
3 1 3 2 1  
 shn EAQ  
 3 1 0 1 - 0 0 0  
 1 0 1 0 0 0 0 1 0 1 1 0 0 0

$$\text{Final product} = \mathbf{AQ} = \begin{pmatrix} 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 \end{pmatrix}$$

multiplication with operand - register complement data (Booth's Algorithm).

possible:  
 strings of 0's in the multiplier doesn't require any addition but just shifting, and a string of 1's in the multiplier from bit weight  $2^k$  to weight  $2^m$  can be treated as  $2^{k+1} - 2^m$

Eg:  $01100 (+14)$  has string of 1's from  $2^3 + 2^4 \Rightarrow k = 3$  and  $m = 1$ .  
 $\Rightarrow$  no. can be represented as  $2^4 - 2^3 = 16 - 8 = 14$


$\Rightarrow$  multiplication of  $m \times 14 = m \times 2^4 - m \times 2^2$   
 Product can be obtained by applying the binary multiplication rule in terms to the left and subtracting  $m$  shifted left once (arithmetic shift).

As in all multiplication schemes, Booth's algorithm requires examination of multiple bits and shifting the partial product.

Product can be obtained by applying the binary multiplexor and by shifting the left and multiplying in shifted left once (cyclicmatic shift).

As in all multiplication schemes, Booth's algorithm requires examination of multiple bits and shifting the partial product.

## Booth's Algorithm



Ac - Accountable  
Q-1 = is a bit which comes

$$\begin{array}{r}
 \text{Multiplicand} \quad 16 \\
 \times 7 \\
 \hline
 \text{Q} \quad 111 \\
 \text{R} \quad 0
 \end{array}
 \quad \text{multiplied} = 7$$

Q = T = 0 (11).

$A \leftarrow 0$ ;  $Q_{-1} = 0$

$M = \text{multiplicand}$

$Q = \text{@ multiplied}$

$N = \text{no of bits}$

18.  
0110  
0110  
0110  
0110

operation

00000  
00000

Sky Right & Down

```

graph TD
    Root[1] --> Node0L[0]
    Root --> Node0R[1]
    Node0L --> Leaf0L[0]
    Node0L --> Node1L[1]
    Node0R --> Leaf0R[1]
    Node1L --> Leaf1L[0]
    Node1L --> Leaf1R[1]

```

Step - 3

$\pi \rightarrow \pi^-$

$$\begin{array}{r}
 & & + \\
 & 1 & 0 & 0 & 0 & 0 \\
 1 & 0 & 1 & 0 & 1 & 0 \\
 \hline
 1 & 0 & 1 & 0 & 1 & 0 \\
 \end{array}$$

102

Sir Compton Fox exact Answer

right right

O<sub>1</sub> → A ← A + M (A<sub>1</sub>) → Split Right  
O<sub>2</sub> → A ← A + M (A<sub>2</sub>) → Split Right

10 → AKA (R&B) & 10


product, subtracted from partial product or left unchanged according to following rules:

1. multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 0's in the multiplication.

2. multiplicand is added to partial product upon encountering the first 0 (provided that there was a previous 1) in a string of 0's in the multiplication.

3. partial product doesn't change when the multiplicand bit is identical to the previous multiplicand bit.


(ii) we encounter a "0" without previous 1, don't change partial product because it is assumed to have a previous "0" for LSB bit of multiplicand.



Q.2. In the above diagram, the sign bit of the multiplicand is appended to OR. An extra bit counter is appended to OR to facilitate a double bit inspection of the multiplication.

Here, sign bits are not separated from the rest of the significands. To show the difference, we assume the registers A, B and Q, as AC, BR and OR, respectively.

$$\begin{array}{l}
 \text{Q.2} \\
 \text{Q-1} \\
 \text{0} \quad 0 \quad \} \text{ shifting right} \\
 | \quad | \\
 - (A + M \text{ } \& \text{ shifting}) = A \leftarrow (A + (\bar{m}+1))
 \end{array}$$



$$Ex: (-4) * (-13) = +447, \text{ Assume } n = 5$$

$$OR = -13 = 10011, \text{ BR} = -9 = 10111.$$

2<sup>nd</sup> complement of BR = 9 = 01001.

On Qn-1	BR + 1 = 01001	AC	OR	Qn	SC
Initial		00000	10011	0	101
1.0	Subtract BR	01001			
	$\rightarrow AC + (BR + 1) = 01001$				
1.1	Add BR	00100	10111	1	100
0.1	Add BR	00010	10111	1	011
	$\rightarrow AC + BR = 01011$				
0.0	Subtract BR	01011	10110	0	010
1.0	Subtract BR	01001	10110	0	001
	$\rightarrow AC + BR = 01011$				
0.0	Subtract BR	00011	10110	1	000
	$\rightarrow AC + BR = 00011$				

$$\text{Product} = AC \text{ OR} = 00011101011 = 447$$

(47)

(48)

Booth algorithm takes the following binary no. a multiplied by assume 5-bit augend that hold signed numbers. The multiplication in both cases is  $(+15)$ .

$$\begin{aligned} \text{Q1:} \\ \text{a)} & (+15) \times (+18) \\ \text{b)} & (+15) \times (-13) \end{aligned}$$

$$\begin{aligned} & (+15) \times (+18) = +195 = (0011000011)_2 \\ \text{BR} & = 01111 \quad (+15) \Rightarrow \overline{\text{BR}} + 1 = 10001 \quad (-15) \\ \text{Q.R.} & = 01101 \quad (+13). \end{aligned}$$

$$\begin{array}{l} \text{On Q.D.H} \quad \text{AC} \quad \text{Q.R.} \quad \text{Qnt.} \quad \text{sc} \\ \text{Initial} \quad 00000 \quad 01101 \quad 0 \quad 101 \\ \text{1. 0} \quad \text{Subtract BR} \quad \underline{10001} \\ \quad 10001 \\ \quad 11000 \quad 10110 \quad 1 \quad 100 \\ \text{2. 1} \quad \text{Add BR} \quad \underline{01111} \\ \quad 00111 \\ \text{3. 0} \quad \text{subtract BR} \quad \underline{10001} \\ \quad 00011 \quad 11011 \quad 0 \quad 011 \\ \quad 11011 \\ \quad 11101 \quad 01101 \quad 1 \quad 010 \\ \quad 11101 \\ \quad 11101 \quad 00110 \quad 1 \quad 001 \\ \text{4. 1} \quad \text{Add BR} \quad \underline{01111} \\ \quad 01100 \\ \quad 11010 \quad 01101 \quad 1 \quad 010 \\ \quad 11010 \\ \quad 11101 \quad 00110 \quad 1 \quad 001 \\ \text{5. 0} \quad \text{subtract BR} \quad \underline{01100} \\ \quad 00110 \quad 00011 \quad 0 \quad 000 \\ \quad 00011 \end{array}$$

$$\begin{aligned} \text{b)} & (+15) \times (-18) = -195 = ((1100111101)_2) \\ \text{BR} & = 01111 \quad (+15), \quad \overline{\text{BR}} + 1 = 10001 \quad (-15), \quad \text{Q.R.} = 10011 \quad (-13) \end{aligned}$$


On Q.D.H	AC	Q.R.	Qnt.	sc
Initial	00000	10011	0	101
1. 0	Subtract BR	<u>10001</u>		
1. 1	add BR	<u>01111</u>		
2. 0	subtract BR	<u>10001</u>		
2. 1	add BR	<u>01111</u>		
3. 0	subtract BR	<u>10001</u>		
3. 1	add BR	<u>01111</u>		
4. 0	subtract BR	<u>10001</u>		
4. 1	add BR	<u>01111</u>		
5. 0	subtract BR	<u>10001</u>		
5. 1	add BR	<u>01111</u>		

Checking individual bits of the multiplicand one at a time and forming partial products in a sequential operation that requires a sequence of add + shift micro-operations.

The multiplication of two binary numbers can be done with the help of multiplication by means of a combinational circuit. That performs the multiplication of two numbers in the same time for the signals to propagate through the gates that form product bit all at once.

Design:- Requires a large number of gates, and  $\Rightarrow$  not economical.

Figure below shows a 2-bit by 2-bit array multiplier.




- The first partial product is obtained by multiplying  $a_1$  by  $b_1, b_0$ .
- multiplication of  $a_2$  with  $b_0$  produces 1. If both are 1's and produce 0 if one of them is 0. Thus is same as AND gate.
- 1st partial product is obtained by multiplying  $a_1$  by  $b_2, b_1$  and is shifted 1 position to left.
- The two partial products are added with two half-adders (HA).

- least significant bit of the product need not pass through an adder since it is formed by the output of the first AND gate.
- Example:-** A combinational circuit binary multiplier with more bits can be constructed. A bit of the multiplicand is added with each bit of the multiplicand in as many levels as there are bits in the multiplier. The binary output in each level of AND gates is added to parallel with the partial product of the previous level to form a

→ Divisions of two fixed-point binary nos. in signed or unsigned representation is done with paper & pencil by a process of successive compare, shift & subtract operations.

→ Binary division is simpler than decimal division because the quotient digits are either 1 or 0 and there is no need to estimate how many times the dividend or partial remainder can fit in the divisor.

$$\text{eg. } 0111000000 \div 10001$$



- divisor B consists of 5 bits and the dividend A consists of 10 bits

- 5 MSB bits of A are compared with the divisor.

- since, 5-bit number  $< B$ , we try again by taking 6 bits of A

and compare with B.

- 6 bits  $> B \Rightarrow$  place 1 in quotient bit.

- divisor is then shifted right once and subtracted from the dividend. The difference is partial remainder because division could have stopped here to obtain a quotient 1 and a

remainder equal to partial remainder

- the process is continued by comparing a partial remainder with the divisor.

**Rule :-** If partial remainder  $> B$ , the quotient bit is equal to 1. The divisor is then shifted right and subtracted from the partial remainder.

2) If partial remainder  $< B$ , the quotient bit is 0 and no subtraction is needed. The divisor is shifted once to the right in any case.

3) Result gives both quotient & remainder

(53)


## Division Algorithm

when division is implemented in digital computer, it is convenient to change the process slightly.

4) Instead of shifting the divisor to the right, the dividend or partial remainder is shifted to the left. Thus leaving the two numbers in the required relative positions.

2) Subtraction can be achieved by adding A to 2's complement of B. The information about the relative magnitudes is given by end-carry E.

Handicane for implementing division is same as multiplication



### Steps:-

- Divisor is stored in B register and the double length dividend is stored in register A and Q.
- ✓ Dividend is shifted to left and the divisor is subtracted by adding the 2's complement value.
- ✓ The information about the relative magnitude is available in E.

✓ If  $E=1 \Rightarrow A \geq B \Rightarrow \text{Quotient bit} = 1$  and is inserted in Q and partial remainder is shifted to left to repeat the process.

✓ If  $E=0 \Rightarrow A < B \Rightarrow$  Quotient bit = 0 and value of B is two added to register. The partial remainder in A is to its previous value.

partial remainder is shifted left and the process is repeated again until all 5 quotient bits are found.

1) sign of quotient is determined by signs of the dividend and the divisor.

2) If the 2 signs are alike, quotient sign = +ve  
if the 2 signs are different, quotient sign = -ve

(54)

Division Algorithm:

Division of  
Orbit

```

graph TD
    BRay[B-Ray] --> DIVISION[DIVISION]
    DIVISION --> Result[Result]
    Result --> ARay[A-Ray]
    ARay --> BRay

```

The diagram illustrates a feedback loop. It starts with a box labeled "B-Ray". An arrow points from "B-Ray" to a box labeled "DIVISION". Another arrow points from "DIVISION" to a box labeled "Result". A third arrow points from "Result" to a box labeled "A-Ray". Finally, an arrow points from "A-Ray" back to "B-Ray", completing the cycle.

12  
- 28

~~100~~

Enquiry

Initially  $E = \text{empty}$

(Q) If Q are shifted left and place '0' in Q<sub>n-1</sub> bit then value divided is to be added B to A.  
 If E = 0 then A ≥ B ; Divide as follows (DIF) is set to 1' and terminated.

$\text{In } F = 0 : A \otimes B ; Q_n = 0$  value  $B$ -added to  $A$ , and defines (Remembered it is suspended in  $A$ -Reg)  $R_{n+1} = A + B$ .  
 $\text{In } F = 1 : A \geq B ; Q_n = 1$   $A \leq A + B + 1$  is done and  $F$  is copied onto  $Q_n$  and continues until  
 sequence counter is  $10_1$ .

○  
Intidaria  
P.  
A  
Q  
6°  
O  
O  
O

①  $\text{initially } E = ? \quad A \quad Q$   
 $\rightarrow \text{Shift left}$   
 $\rightarrow \text{Add } A \leftarrow A+B+1 \quad \text{After adding result is } E=1 \text{ then copy to } Q \text{ location, and } (S_C \leftarrow S_C-1)$   
 $\rightarrow \text{Add } A \leftarrow A+B+1 \quad \text{After adding result is } E=0 \text{ then, } " \quad " \quad " \quad \text{and } A \leftarrow A+B \quad \text{if the result is } "1"$   
 $" \quad " \quad " \quad \text{then do not update remainder in } A \text{-reg}$

Dividend A = 01110 00000

Divisor B = 10001  $\bar{B}+1 = 01111$

	E	A	Q	Qn	Sc
Dividend	9	01110	00000	5	→ initial value of E=101 → shift 1015 → Add 2 in tens of B → copy E to Qn-B4
SHL EAQ	0	11100	00000		
Add $\bar{B}+1$	4	01011			
E=1	4	01011	00001	4	→ $Q_n = 1$
Set $Q_n = 1$	4	01011	00001	4	when $E=1$ right last Add 2 in comp of B copy E to Qn
SHL EAQ	-	-	0	01110	
Add $\bar{B}+1$	4	00101			
E=1	4	00101	00011	3	$Q_n = 0$
Set $Q_n = 1$	4	00101	00011	3	
SHL EAQ	-	-	0	01110	
Add $\bar{B}+1$	4	01011			
E=0, leave $Q_n = 0$	0	11001	00010		
Add B	10001	01000	00110		
Rustore Remainder	01	01010	00110	2	E=1; shift left Add 2 in comp of B copy E=0 to Qn=0
SHL EAQ	-	-	0	10100	
Add $\bar{B}+1$	4	01100			
E=1	4	01100	01111	4	Add B, shift left Rustore Remainder; Add B Add $\bar{B}+1$
Set $Q_n = 1$	4	00011	01101	4	E=1, Set $Q_n = 1$
SHL EAQ	-	-	0	01101	
Add $\bar{B}+1$	4	01101			
E=0, leave $Q_n = 0$	0	10101	11010	1	E=1, Set $Q_n = 1$
Add B	10001	10001	11010	1	SHL EAQ
Rustore Remainder	1	00110	11010	0	Add $\bar{B}+1$
Neglect E.	-	-	-	0	01101
Remainder in A :		000110	-		01000
Quotient in Q :		-	1110		$\frac{10100011}{1011}$
		-	-		$= 1110 + \frac{100011}{1011}$

division of 4) 10100011 by 1011  
by 0011 (use 2 bit dividend)  
sol. a) 10100011 by 1011.  $\Rightarrow \frac{163}{11} = 14 + \frac{9}{11}$ .  
 $= \frac{1000011}{1011} = 1110 + \frac{1001}{1011}$ .

(55)


(56)

Divide operations

Dividend in  $A_S$   
Divisor in  $B$

Divide magnitude.

$$\begin{aligned} \text{To } E & , \text{ its value is } EA - 2^{n-1} \\ \Rightarrow \text{ Adding } 2^i \text{'s complement of } B \text{ to } A \\ & = A + \bar{B} + 1 = EA - 2^{n-1} + 2^{n-1} - B \\ & = EA - B \end{aligned}$$



(Quotient in  $Q$   
remainder in  $A$ )

- Dividend in  $A$  and  $Q$

- divisor is in  $B$

- sign of result is transferred in  $Q_S$  ( $Q_S \leftarrow A_S \oplus B_S$ )

- sequence counter is initialized with a constant = no. of bits in

Quotient

( $Sc \leftarrow n-1$ )

- Divide overflow condition is checked by subtracting the divisor from half of bits of dividend stored in  $A$ . ( $EA \leftarrow A + \bar{B} + 1$ )

If  $A \geq B$ , DVF is set & operation is terminated

If  $A < B$ , no divide overflow occurs so the value of dividend

is subtracted by adding  $B$  to  $A$ .

- Division of magnitudes starts by shifting the dividend in  $A_S$  to left with the highest order bit shifted into  $E$ .

- If  $E = 1 \Rightarrow EA > B$  because  $EA$  consists of 4 followed by  $n-4$  bits while  $B$  consists of only  $n-1$  bits & 0 must be subtracted from  $EA + 1$  as present in  $Q_S$  for quotient bit.

11

The carry from this addition is not transferred to  $E$  if we want  $E$  to remain a 1.  
If the dividend bit encodes a 0 onto  $E$ , the divisor is subtracted by adding  $\bar{B}$ 's complement value. A the carry is transferred into  $E$ . Now if  $E = 1 \Rightarrow A \geq B \Rightarrow Q_S = 1$   
 $E = 0 \Rightarrow A < B \Rightarrow$  original no. is restored by adding  $B$  to  $A$  and  $Q_S = 0$ .

The process is repeated again with register A holding the partial remainder.

After  $n-1$  times, the quotient magnitude is formed by register  $Q$  and the remainder is found in register  $A$ .

Quotient sign in  $Q_S$ , sign of remainder in  $A_S$  = same as sign of dividend.

#### Other Algorithms of division

Division algorithm discussed till now is called restoring method, because the partial remainder is restored by adding the divisor to the negative difference.

Two other methods are

##### a) Complementation Method:

Here,  $A$  and  $B$  are converted prior to subtraction operation. Then, if  $A \geq B$ ,  $B$  is subtracted from  $A$

If  $A < B$ , nothing is done.

again. The partial remainder is then shifted left & res. are compared again.


b) Non-Restoring Method:  
Here,  $B$  is not added if difference is negative, but instead, the negative difference is shifted left & then  $B$  is added.

when  $A < B$ , In restoring method, it is subtracted from  $A$  & then added to  $A$  to restore.

The no. of shifted left i.e multiplied by 2 is then subtracted again.  
 $\Rightarrow (A-B+B) \times 2 - B = 2A - B$ .

## \*> ALU Design:-

4-Basic Arithmetic Operations



- An arithmetic instruction may specify binary (or) Decimal data.
- In each case data may be fixed point (or) Floating Point form.

- 3-ways of representing negative fixed point

(a) Signed - 1's complement

(b) Signed - 2's " → (most computer use)

(c) signed - Magnitude. Performing arithmetic operations on integers.

- For floating point operations most computer used Signed Magnitude representation for the Mantissa.

- The 4-basic Arithmetic operations considered for following types:-

- ① Fixed-point binary data in signed-magnitude representation.
- ② " " " " " - 2's complement "
- ③ Floating-point binary data.
- ④ Binary coded decimal (BCD) data.

### Addition & Subtraction of Signed-magnitude numbers:-

#### Rule operations

1) ① (+A) + (+B)

Add magnitudes

$$+ (A+B)$$

2) ③ (+A) + (-B)

when A > B

$$+ (A-B)$$

A < B

$$-(B-A)$$

A = B

$$+(A-B)$$

3) ③ (-A) + (+B)

$$-(A+B)$$

A > B

$$-(A-B)$$

A < B

$$+(B-A)$$

$$+(A-B)$$

4) ① (-A) + (-B)

A > B

$$+(A-B)$$

A < B

$$-(B-A)$$

$$+(A-B)$$

5) ④ (+A) - (+B)

$$+ (A+B)$$

A > B

$$-(A+B)$$

A < B

$$+(B-A)$$

$$+(A-B)$$

6) ② (+A) - (-B)

$$-(A+B)$$

A > B

$$-(A-B)$$

A < B

$$+(B-A)$$

$$+(A-B)$$

7) ② (-A) - (+B)

$$+ (A+B)$$

A > B

$$-(A+B)$$

A < B

$$+(B-A)$$

$$+(A-B)$$

8) ④ (-A) - (-B)

$$-(A+B)$$

A > B

$$-(A-B)$$

A < B

$$+(B-A)$$

$$+(A-B)$$