

## Registers & Micro Operations

- \* ) Registers :- is a collection of binary storage elements
    - In theory Register is sequential logic which can be defined by state table
    - More often think of a register as storing a vector of binary values.
    - Used to Perform :- simple data storage ; data movement ; Processing
    - The operation on data in Registers are called Micro operations
- Micro operation ← functions built in to Registers

Shift
Load
Clear
Increment
.....
- Registers are Constructed using flip-flops and combinational circuits that enable one to
    - (i) Refresh volatile data ; (ii) Load (Store) data
    - (iii) clear storage (change all bits to '0')
    - (iv) increment & decrement storage binary
    - (v) complement storage
    - (vi) select individual storage bit


### Model of CPU Registers :-

CPU registers are organized on an internal bus network

CPU registers are organized using a multiplexer

→ Accessible using a multiplexer

→ Registers are selected according to selecting inputs



→ PC : Program Counter  
 → IR : Instruction Register  
 → AR : Address Register  
 → DR : Data Register




→ AC : Accumulator  
 → IIR : Input Buffer Register  
 → OIR : Output Buffer Register  
 → SCR : Sequence Counter Register

### \* Register Activity :-

(i) Register - Synchronized - Level (RTL)

Activity of CPU & Memory through Bus.


- ① CPU send Address to memory to fetch instruction data
- ② memory



e.g.,  
 CPU clock = 100 nsec (fast Process)  
 memory Access time = 200 nsec (slow respond in memory)

In this Case Wait (Ready Q/RP signal) is Presented  $T_W$  (Wait State Cycle) → Time signal





## Activity of CPU Racing



## \* Machine Cycle :-

- ① CPU addressing memory (Read / write)
- ② CPU generates the control signal
- ③ Memory place the Data on the Bus
- ④ CPU Reads in instruction (data).



## \* Registered and Load Enable :-



## \*> Register Transfer Language :-

The symbolic notation used to describe microoperations transfers among registers is called Register transfer language (RTL).

- The term Register transfer implies the availability of hardware logic circuits that can perform a stated microoperations and transfer the result of the operation to some (or) other register.
- In Register transfer : Registers are designated as ~~some~~ by Capital letters denote the function of register (R).
- A register that hold address of memory unit is called MAR.
- A register that hold address of memory unit is called MAR.
- The individual flip-flop is an n-bit register are numbered from 0 through  $n-1$ ,



PC(L) (0-7) → Low order byte  
PC(H) (8-15) → High " "

Information transferred from one Reg to another Reg is designated symbolic.

e.g. <sup>(Dest Reg)</sup>  $R_2 \leftarrow R_1$  <sup>(Source Reg)</sup>


- The Content of  $R_2$  is overwritten by Content of  $R_1$  Reg.
- The Content of  $R_1$  is not be changed after transfer.
- The transfer of Content of Registers bw two Regs only under a predetermined Control Condition.

By using "if - then" statement

If ( $P = 1$ ) then ( $R_2 \leftarrow R_1$ )

where ' $P$ ' is a Control Signal

$P : R_2 \leftarrow R_1$




E.g. 2 Statement :-  $i : R_2 \leftarrow R_1, R_1 \leftarrow R_2$

denotes an operation that exchanges the contents of two register during one common clock pulse provided that  $T=1$  if.

2) Bus and Memory Transfer :-

→ The most significant scheme for transferring information is Bus system.  
 Registers i.e. a multiple register configuration in a Common Bus System.  
 → A Bus structure consists of common lines, one for each bit of a register through which binary information is transferred.



## functional Table:-

Select lines		Registered Selected
S <sub>0</sub>	S <sub>1</sub>	A
0	0	B
0	1	C
1	0	D.
1	1	

→ When selection lines are S<sub>0</sub> & S<sub>1</sub> = 00 then the Mux will select the Reg A data as op and represents Reg-A through all Mux's and send through op as Common Bus.

→ If when the Bus is included in statements, the registers transfer is denoted as

$$\text{BUS} \leftarrow C$$

$$R_1 \leftarrow \text{BUS}$$

(i.e. Reg C is placed on Bus) (Bus content is placed in Reg R<sub>1</sub>).

$$\therefore [R_1 \leftarrow C]$$

## Three-State Bus buffers :-


→ A Bus can be constructed with three-gates instead of multiplexers

→ It is also known as 3-state driver. These are designed to have greater op current & voltage capability than ordinary circuit.


→ The 3-state driver is a digital circuit exhibits 3-states

① Logic 1      ② Logic 0      ③ High impedance state (op) floating

The high impedance state is op appears as disconnected like :




Enable	X	Y
0	X	Z (High-Z)
1	1	1
1	0	0



Enable	X	Y
0	0	0
0	1	1
1	X	Z (H-Z)

High impedance :- A point in a circuit allows respectively small amount of current per unit applied voltage. [High impedance circuits are low current, high voltage].



Construction of B: Common Bus - Using three state buffers.

#### 4) Memory Transfer :-

- Transfer of information from a memory word to outside environment is called a Read operation.
- The transfer of new information to be stored in to memory is called a Write operation.
- It is necessary to specify the address of M when writing memory transfer operation.
- i.e. the address is enclosed with in brackets of 'M'
- The memory unit that receives the address from a register called the address register [AR].
- The data are transferred to another register {Data register [DR]}

Read operation      Read : DR  $\leftarrow$  M[AR]

Write operation      write : M[AR]  $\leftarrow$  R, //Transfer of R, into memory word //

#### 5) Arithmetic Micro Operations :- (4 Categories used.)

- ① Register Transfer m.o. transfer binary information from one Reg to Reg.
- ② Arithmetic m.o. perform arithmetic operations on numeric data stored in Registers.
- ③ Logic operation perform bit manipulation operation on non-numeric data stored in Registers.
- ④ Shift operation perform shift operation on data stored in Registers.

# The Micro Operations:-

II - 8

## Symbolic designation

$$R_3 \leftarrow R_1 + R_2$$

$$R_3 \leftarrow R_1 - R_2$$

$$R_2 \leftarrow \overline{R}_2$$

$$R_2 \leftarrow \overline{R}_2 + 1$$

$$R_2 \leftarrow R_1 + \overline{R}_2 + 1$$

$$R_1 \leftarrow R_1 + 1$$

$$R_1 \leftarrow R_1 - 1$$

## Description

Contents  $R_1$  Plus  $R_2$  transferred to  $R_3$

Contents  $R_1$  minus  $R_2$  " "  $R_3$

Complements the contents of  $R_2$  (1's complement)

2's Complement of  $R_2$  Contents (negate)

$R_1$  Plus 2's Complement of  $R_2$  (Subtraction)

Increment the Content of  $R_1$  by one


Decrement " "  $R_1$  by one.

## (Q) Binary Adder:-

To implement add microoperation with hardware, we need the Registers to hold the data and the digital component that perform the arithmetic operation.

The digital circuit that ~~performs~~ form the arithmetic sum of two bits and previous carry is called a full adder.



→ The digital circuit that generate the arithmetic sum of two bits is called binary adder.  
 binary number of any length is called binary adder.



(~~A-Bit Full Adder~~)  
two.

(Parallel Adder)

A IP comes from one Register ( $R_1$ ) } + transferred to  
 B IP " " " Register ( $R_2$ ) } Register -  $R_3$   
 by replacing bits  
 Previous Contents.



full Adder :- FA 1 (2-bit full Adder)

Q. 9.


$$\begin{aligned} \text{Sum} &= A_0 \oplus B_0 \oplus C_0 \\ &= \bar{A}_0 \bar{B}_0 \bar{C}_0 + A_0 \bar{B}_0 \bar{C}_0 + \bar{A}_0 B_0 \bar{C}_0 + A_0 B_0 C_0 \end{aligned}$$

$$C_1 = A_0 B_0 + A_0 C_0 + B_0 C_0 : 0 \text{ Q.}$$

IP A.				IP B				C	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Addition
A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>						
1	0	0	0	0	0	1	0	0	1	0	1	0	0
1	0	0	0	1	0	0	0	1	0	0	0	0	0
0	0	1	0	1	0	0	0	0	1	0	1	0	0
0	0	0	1	0	1	1	1	0	1	0	0	0	0
1	0	1	0	1	0	1	1	1	0	0	1	0	0
1	1	1	0	1	1	1	1	1	1	0	1	0	0
1	0	1	0	1	1	0	1	1	0	1	1	1	1

## Binary Adder - Subtractor :-

The addition & subtraction operation can be combined into one common circuit by including exclusive-OR gate with each full adder.



Each Ex-OR gate receives  $\oplus$ P M and one of the  $\oplus$ P of B. When  $M=0$ , we have  $B \oplus 0 = B$ . Then FA receives the value of B, the  $\oplus$ P value is '0' and operation performed by circuit is  $A + B \Rightarrow A+B$ .



i.e. when  $M=0$  each  $\oplus$ P of operating of adder = 0 if Ex-OR is then it performs  $B \oplus 0 = B$   $A+B$

when  $M=1$  each  $\oplus$ P of Ex-OR is 1. i.e. B is complemented and '1' is added through adder  $\oplus$ P and circuit perform 2's complement of B.  
→ for unsigned number this gives  $(A-B)$  if  $(A \geq B)$  (or) the 2's complement of  $(B-A)$  if  $(A < B)$

→ for signed number result is  $A-B$ .

Binary Increment :- The increment  $\oplus$ P operation adds one to a number in Register

e.g.  $0110 + 1 = 0111$  In circuit logic '1' is connected to the least significant half adder. In circuit is connected to LSB of the number to be incremented, and another  $\oplus$ P is connected to MSB of the number to be incremented.



If one o/p is logic '1'

- & If Reg A = 1000 then,

$$\begin{array}{r} 1000 \\ \underline{+ 1} \\ 1001 \end{array} \leftarrow \text{incremented}$$

		$\text{Sum} = A + B$	$\text{Carry} = A \cdot B$
A	B	$\begin{matrix} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{matrix}$	$\begin{matrix} 0 \\ 0 \\ 0 \\ 0 \end{matrix}$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

### Arithmetic Circuit :-

The basic component of an Arithmetic circuit is Parallel Adder by controlling the data o/p's to adder. It is possible to obtain different types of Arithmetic operations.

→ It has full Adder Circuits that consists 4-bit adder and 4-Multiplexers.

For choosing different operations.

→ There are two 4-bit o/p A & B and 4-bit o/p 'D'.

→ The 4-bit o/p from A go directly to x-o/p of the Binary Adder.

→ The 4-bit o/p from B connected to the data o/p's of multiplexers.

→ Each of 4-o/p of B connected to the complement of B.

→ The multiplexer data o/p also receives the complement of B.

→ The other two data o/p ~~also~~ are connected to logic=0 & 1.

→ The 4-Multiplexers are connected by selection o/p - 2 S0 & S1.


→ The 9th o/p goes to carry o/p of FA in least significant position.

→ The other carry o/p of FA are connected from one stage to next.

→ the dp of binary adder is calculated from arithmetic sum (Q-12)

$$D = A + Y + C_{in}$$

→ where A is the k-bit binary number at X-<sub>0</sub> ip and Y-ip is k-bit binary number at Y-<sub>0</sub> ip of binary Adder.; C<sub>in</sub> is ip carry which can be equal to '0'(0) '1'



Select	S/P	D/P	(ii - 13) Micro operation
$S_0 \ S_1 \ C_{in}$	$y$	$D = A + y + C_{in}$	
0 0 0	B	$D = A + B$	Add
0 0 1	B	$D = A + B + 1$	Add with carry
0 1 0	$\bar{B}$	$D = A + \bar{B}$	Subtract with borrow
0 1 1	$\bar{B}$	$D = A + \bar{B} + 1$	Subtract
1 0 0	0	$D = A$	Transfer A
1 0 1	0	$D = A + 1$	Increment - A
1 1 0	1	$D = A - 1$	Decrement A
1 1 1	1	$D = A$	Transfer A

Eg:-  $A = \begin{smallmatrix} A_3 & A_2 & A_1 & A_0 \\ | & | & | & | \\ 1 & 1 & 0 & 1 \end{smallmatrix} \Rightarrow A = 1101$

$$B = \begin{smallmatrix} B_3 & B_2 & B_1 & B_0 \\ | & | & | & | \\ 1 & 0 & 0 & 1 \end{smallmatrix}$$

If select = 011 then.  $D = A + \bar{B} + 1$

$$A = 1101 ; \bar{B} = 0110$$

$$+ \quad \quad \quad 1$$

$$\hline D = 0111$$

$$\begin{aligned} \therefore D &= A + \bar{B} + 1 \\ &= 1101 = 13 \\ &\quad \cancel{1} \cancel{1} \cancel{1} \cancel{1} = \frac{13}{4} \\ &\quad \cancel{0} \cancel{1} \cancel{0} \cancel{0} = \frac{9}{4} \end{aligned}$$

(-2)  $\frac{13}{4}$

\* Logic Micro Operations :-  
Specify operations for streams of bits stored in registers.

Special symbols:-

OR - denoted as 'V'

AND - " " " "

Eg:-  $R_4 \leftarrow R_5 V R_6 \quad ||. \quad R_5 \text{ OR } R_6$

## (i) Listing logic Micro operations:-

There are 16 - different logic operations that can be performed with two binary variables.

2 - variables  $x \oplus y$   
16 - columns ( $f_0 \rightarrow f_{15}$ ) .

$x$	$y$	$f_0$	$f_1$	$f_2$	$f_3$	$f_4$	$f_5$	$f_6$	$f_7$	$f_8$	$f_9$	$f_{10}$	$f_{11}$	$f_{12}$	$f_{13}$	$f_{14}$	$f_{15}$
0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1	1
1	0	0	0	1	1	0	0	1	0	0	1	1	0	0	1	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Boolean function.	$f_0$	$f_1$	$f_2$	$f_3$	$f_4$	$f_5$	$f_6$	$f_7$	$f_8$	$f_9$	$f_{10}$	$f_{11}$	$f_{12}$	$f_{13}$	$f_{14}$	$f_{15}$	
	0	$x \cdot y$	$x \bar{y}$	$\bar{x} \cdot y$	$\bar{x} \bar{y}$	$x$	$\bar{x}$	$y$	$\bar{y}$	$x + y$	$x + \bar{y}$	$\bar{x} + y$	$\bar{x} + \bar{y}$	$x \oplus y$	$x \oplus \bar{y}$	$\bar{x} \oplus y$	$\bar{x} \oplus \bar{y}$
	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	$f_0$	$f_1$	$f_2$	$f_3$	$f_4$	$f_5$	$f_6$	$f_7$	$f_8$	$f_9$	$f_{10}$	$f_{11}$	$f_{12}$	$f_{13}$	$f_{14}$	$f_{15}$	

### Boolean function


- 1)  $f_0 = 0$
- 2)  $f_1 = xy$
- 3)  $f_2 = x\bar{y}$
- 4)  $f_3 = x$
- 5)  $f_4 = \bar{x}y$
- 6)  $f_5 = y$
- 7)  $f_6 = x \oplus y$
- 8)  $f_7 = x + y$
- 9)  $f_8 = \overline{(x+y)}$
- 10)  $f_9 = \overline{\overline{(x+y)}} = (x \oplus y)$
- 11)  $f_{10} = \bar{y}$
- 12)  $f_{11} = x + \bar{y}$
- 13)  $f_{12} = \bar{x}$
- 14)  $f_{13} = \bar{x} + y$
- 15)  $f_{14} = \overline{(xy)} = \overline{f_0} = 1$

### Microoperation $x = A$ $y = B$ .

- |  | Name           |
|--|----------------|
| $F \leftarrow 0$                       | clear.         |
| $F \leftarrow A \wedge B$              | AND            |
| $F \leftarrow A \wedge \bar{B}$        | Non-invert-A   |
| $F \leftarrow A$                       |                |
| $F \leftarrow \bar{A} \wedge B$        | Non-invert-B   |
| $F \leftarrow B$                       | Exclusive-NOR  |
| $F \leftarrow A \oplus B$              | OR.            |
| $F \leftarrow (A \vee B)$              | NOR.           |
| $F \leftarrow (\overline{A \vee B})$   | Exclusive NOR. |
| $F \leftarrow \overline{A \oplus B}$   | Complement B   |
| $F \leftarrow \bar{B}$                 |                |
| $F \leftarrow (A \vee \bar{B})$        | Complement -A  |
| $F \leftarrow \bar{A}$                 |                |
| $F \leftarrow (\bar{A} \vee B)$        |                |
| $F \leftarrow (\bar{A} \vee \bar{B})$  |                |
| $F \leftarrow \overline{(A \wedge B)}$ | NAND           |
| $F \leftarrow \text{all } 1's$         | Set all 1's.   |

HardwareImplementation :-

To design logic micro operation in hardware requires that logic gates

function table:-

<u>S<sub>1</sub></u>	<u>S<sub>0</sub></u>	<u>o/p</u>	<u>operation</u>
0	0	E = A $\wedge$ B	AND
0	1	E = A $\vee$ B	OR
1	0	E = A $\oplus$ B	XOR
1	1	E = $\bar{A}$	Complement

i) Selective Set-in (OR)

If  $S_1 S_0 = 01$  then select '1' in  $A$  &  $B$ 's

Performing 'OR' operation.

$$\begin{array}{l} \text{Eq: } \\ \text{if: } \\ (\text{OR}) \leftarrow + \end{array} \begin{array}{l} 1010 \quad A \text{ (before)} \\ 1100 \quad B \text{ (logic operand)} \\ \hline 1110 \quad \text{After} \end{array} \xrightarrow{\substack{\text{Ans} \\ (\text{A}) \\ (\text{B})}} \begin{array}{l} \begin{matrix} \times & \times & \times & \times \\ 1 & 0 & 1 & 0 \end{matrix} \\ \hline 1 & 1 & 1 & X \end{array} \xrightarrow{\substack{\text{L} \rightarrow \text{A}(\text{After})}} \begin{array}{l} \text{OR-operation.} \end{array}$$

(ii) Selective - Complement

$$\begin{array}{l} \text{If selective Complement bits in } \\ \text{A, when corresponding to bits with '1's in } \\ \text{B.} \\ \text{Eq: } \\ \begin{array}{l} 1010 \quad A \text{ before} \\ 1100 \quad B \text{ (logic operand)} \\ \hline 0110 \quad (A-\text{After}) \end{array} \end{array} \xrightarrow{\substack{\text{Ans} \\ (\text{A}) \\ (\text{B})}} \begin{array}{l} \text{Ex-OR operation.} \end{array}$$

(iii) Selective Clear:-

The Selective - Clear operation clear to '0' the bits in 'A' only where there are corresponding bits '1's in 'B'

$$\begin{array}{l} 1010 \rightarrow A \text{ (before)} \\ 1100 \rightarrow B \text{ (logic operand)} \\ \hline 0010 \rightarrow A \text{ (After)} \end{array}$$

Logic Micro operation ( $A \leftarrow A \wedge \bar{B}$ )

(iv) The Mask operation :- Similar to Selective

clear operation.

Except that the bits of A are cleared only where there are corresponding 0's in B.  
→ It is an AND operation.

$$\begin{array}{l} 1010 \quad A \text{ (before)} \\ 1100 \quad B \text{ (logic operand)} \\ \hline 1000 \rightarrow A \text{ - After} \\ \text{L} \rightarrow \text{AND operation.} \end{array}$$

v) Insert operation:-

inserts a new value into a group of bits. This is done by first masking the bits and then perform OR-operation.

If A-registered has (8-bits) = 0110 1010  
to replace four left most bits by value 1001  
we first mask the four unwanted bits.

$$\begin{array}{l} \text{AND operation: } \\ \begin{array}{l} 0110 \quad 1010 \rightarrow A \text{ before} \\ 0000 \quad 1111 \rightarrow B \text{ (mask)} \\ \hline 0000 \quad 1010 \rightarrow A \text{ after masking} \end{array} \\ \text{not changed} \end{array}$$

and then insert new value

$$\begin{array}{l} \text{OR operation: } \\ \begin{array}{l} 0000 \quad 1010 \quad A \text{ - before} \\ 1001 \quad 0000 \quad B \text{ (insert)} \\ \hline 1001 \quad 1010 \quad A \text{ - After insertion} \end{array} \\ \text{L} \rightarrow \text{left most bits are changed.} \end{array}$$

### (V) The Clear Operation :-

It compares the words A & B and produces an all 0's result.

If two numbers are equal.

→ If 2-Register data is equal then clears and sets to 0's.

→ It is an EX-OR operation.

$$\begin{array}{r} 1010 \\ 1010 \\ \hline 0000 \end{array} \quad \begin{array}{l} A \\ B \\ A \leftarrow A \oplus B \end{array}$$

### \* Shift Micro Operations :-

are used for serial transfer of data. The contents of registers are shifted to the left (or) right.

3-types of shift

1) Logical

2) Circular

3) Arithmetic.

1) Logical Shift :- is one that transfers '0' through the serial op.

denoted as SHL & SHR

(logical shift)      (logical shift)  
left                          Right

Specify

Eg:-  $R_1 \leftarrow \text{SHL } R_1 (R \rightarrow L)$  → 1 bit shift left of content of  $R_1$ , Register  
 $R_2 \leftarrow \text{SHR } R_2 (L \rightarrow R)$  → 1 bit shift to right content of  $R_2$  Reg

2) Circular Shift :- (Rotate operation) the bits of register around the two ends with out loss of information.

denoted as CIR

↑  
Circular right      ↓  
Circular left

Description

shift - left register - R

shift - Right " "

circular shift left R

circular shift right R

Arithmetic shift left R

" " " R

### Symbolic designation :-

$R \leftarrow \text{SHL } R$

$R \leftarrow \text{SHR } R$

$R \leftarrow \text{CIR } R$

$R \leftarrow \text{CIR } R$

$R \leftarrow \text{ASHL } R$

$R \leftarrow \text{ASHR } R$

## Shift Operations :-

### Arithmetic Shift :-

It is a micro operation that shift a signed binary number to the left (or) the right.

- An arithmetic shift - left multiplies a signed binary number by 2.
- An arithmetic shift - right divides the number by 2.
- AS ashl → Arithmetic shift left means multiply by 2.  
ashr → " " right means divide by 2.

Eg:- unsigned number :- (Right shift)

Position	Value
0	1000
1	1000
2	1000
3	1000
4	1000

micro operation, shift right

1000 →	8	divide by '2'
0100 →	4	
0010 →	2	
0001 →	1	
0000 →	0	

unsigned :- (Left shift)

Position	Value
0	0001
1	0001
2	0001
3	0001
4	0001

micro operation left shift

value
1
2
4
8
?

multiple  
of '2'.

here after multiply of  
8 with 2 = 16, so  
it needs 5-bits

Eg:- Signed operation :- (2's Complement Representation)

Right shift

value	shift operation	position
-8	shift right	0
1000	1000	1
1000	1000	2
1000	1000	3
1000	1000	4

micro operation shift right.

1000 →	8	, divided by
1000 →	4	'2'
1110 →	2	
1111 →	1	

value	left shift	position
1000	1000	0
1000	1000	1

left micro operation.


1000 →	8	, 2 multiple by
11000 →	16	'2'

## Hardware Implementation:-

Information can be transferred to the register in parallel and then shifted to the right (or) left.

The Combination circuit is constructed using Multiplexers.

- The 4-bit shifter has 4-data ip ( $A_0 \rightarrow A_3$ ) and 4-data op ( $H_0 - H_3$ )
- has 2 serial ip  $\rightarrow$  1-shift left ( $i_L$ ) & other 1-shift right ( $i_R$ )
- When Selection  $S = 0$  data shift Right (down).
- $S = 1$  data shift left (up).



functional table


Select S	H0	op	H1	H2	H3
0	$i_R$	$A_0$	$A_1$	$A_2$	$A_3$
1	$i_L$	$A_2$	$A_3$	$i_L$	

## (ii) Arithmetic logic shift unit:-

- A no. of storage registers connected to a common operational unit called arithmetic logic unit (ALU).
- ALU performs operations and result of operation is transferred to destination registers.

The Arithmetic, logic, shift circuit can be combined into one ALU with common selection variable.

- In this type configuration a clock pulse is needed for loading the data into the register and another pulse is needed to initiate the shift.



operation Select:-

<u>S<sub>3</sub></u>	<u>S<sub>2</sub></u>	<u>S<sub>1</sub></u>	<u>S<sub>0</sub></u>	<u>C<sub>in</sub></u>
0	0	0	0	0
0	0	0	0	1
0	0	0	1	0
0	0	0	1	1
0	0	1	0	0
0	0	1	0	1
0	0	1	0	0
0	0	1	1	0
0	0	1	1	1
0	1	0	0	X
0	1	0	1	X
0	1	0	1	X
0	1	0	1	1
0	1	X	X	X
0	1	X	X	X
0	1	X	X	X

operation

function

- Transferred A
- Increment A
- Addition
- Addition with Carry
- Subtract with borrow
- Subtract
- Decrement A
- Transferred A
- AND
- OR
- XOR
- Complement A
- shift right A into f
- shift left o into A

## \*> Instruction Codes:-

- A Computer Instruction is binary code specifies sequence of micro operations.
- I.C together with data are stored in memory.
- Computer reads each instruction from memory and place in Control Reg (CR).
- IC is a group of bits that instruct computer to perform a specific operation.

→ This is divided into parts.

① Basic part of operation is operation part.

→ The operation code of instruction code is a group of bits that define such operations Add, Subtract, multiply, Shift, & complement.  
→ The operation code must consist of atleast n-bits for a given 2^n (or) less distinct operations.

② Consider a Computer 64-distinct operations, one of them begin an

Add operation.

The operation code consists of 6-bits with bit Configuration 110010

assigned to ADD operation.

When this operation code is decoded in the control unit the computer issues control signals to read an operand from memory and add the operand to processor register.

→ In Computer binary code that tells the computer to perform a specific operation  
→ The control unit receives the instruction from memory and handles the operation code bits.

→ For every operation code needed for the hardware reason an operation code is

a set of micro operations.

the control issue a sequence of micro operations implementation for specified operation, for this sometimes called macro operation because specifies also the registers or memory word where the operands are to be found, as well as where result is to be stored.