



Unit - II

Microprogrammed Control Ex. C.A III - ①



② micro Programmed Control organization:-




Activity of CPU

	<u>on Bus</u>
Address	→ Address Bus
Read Control	→ Control Bus
Date from memory	→ Data Bus
Batch Bus	→ I.Reg

Time Cycle

- T₁ cycle { fetch.
- T₂ cycle → decode.
- T₃ cycle { execute
- T₄ cycle

Unit - IIIMicro Programmed Control & Computer Architecture :-(i) Micro Programmed Control :-

- function of Control unit is to initiate sequence of micro operations.
- Control unit designed in 2 ways
 - ① Hardwired Control
 - ② Micro Programmed Control

① Hardwired Control :-

Control unit is said to be Hardwired when the control signal is generated by hardware using conventional logic design technique.
Adv :- optimized to provide a fast mode operation.
Dis Adv :- requires changes in the wiring among the various components of the design has to be modified.
 → RISC Architecture concept is used hardwired Control.

② Micro Programmed Control :-


- Control information is stored in Control memory
- Control memory is programmed to initiate the required sequence of micro operations.
- Adv :- Any changes can be done by updating the micro program in Control memory.

ii) Control Memory :-

Control function specify
 micro operation
 in binary variables.


when it is '1' micro operation is executed.
 when it is '0' state of register is not altered.

- In bus organized system } C.S specifies micro operations as groups of bits
select paths in multiplexers; decoders; & ALU.
- Each word in **Control memory** ~~specify~~ contains micro instructions.
- Micro instruction specifies 1 or more micro operations for system.
- A sequence of micro-instructions constitute a micro program.
- Rom is used as Control memory because one control unit is in operation no need of any alterations in micro programs.
- A Computer that employs micro programmed control unit will have 2 memories



- In **Control memory**
- Each **Machine instruction** initiates a series of **Micro instructions**.
- **Micro instructions** generates **micro operations**.
 - ① To fetch instruction from main memory
 - ② To evaluate the effective Address
 - ③ To execute the operation specified by instruction
 - ④ To return the control to fetch phase in order to repeat the cycle for next instruction.

Q) Micro Programmed Control organization:-



- Control memory is assumed to be ROM which provides a set of micro instructions
- Control Memory Address Register (CAR) Contains the address of next micro instruction to be read.
- When M.I is read from C.M it is transferred to Control Data Registers (CDR)
- The CDR sometimes called pipeline register b/c it allows executions of microoperations specified by control word simultaneously with the generation of next microinstruction.
- A M.I contains bits for initiating micro operations in data registers part and bits that determine address sequence for control memory.
- The next address generator is called a Micro Program Sequence as it determines the address sequence that is read from control memory

Function of micro program sequence:-

- Increment CAR by '1'.
- Loading into CAR an address from memory
- Loading or transferring external address into CAR
- Decoding or transferring external address to start control operations.
- Loading of initial address to start control operations.


- Generation of control signals are generated by software instead of hardware way.
- In hardware control signals.

$i_0 : MAR \leftarrow PC$ // fetch instruction Address
 $i_1 : IR \leftarrow M[AR] ; PC \leftarrow PC + 1$ // find effective Address
 $i_2 : DCD(IR) \text{ Decode} ; MAR \leftarrow IR_{10:11}^{Low}$ // decode, .
Content

~~1) MAR \rightarrow 1%~~

- Control bits
- $LD_{MAR} \rightarrow C_0$ // Load memory Address - Reg associated with bit C_0 (i.e. 0th bit in Control)
 - $OE_{PC} \rightarrow C_1$ // output enable of Program Counter associated with bit C_1
 - $LD_{IP} \rightarrow C_2$ // Load instruction Reg - associate bit C_2 .
 - $RD_m \rightarrow C_3$ // Read control signal for memory C_3
 - $PC_{INC} \rightarrow C_4$ // PC increment is associated with bit C_4 in Control memory
 - $OE_{IR} \rightarrow C_5$ // output enable of instruction Reg with C_5 .


Controls involved are for instruction fetch:-



Generation of Control Signals
in a sequence is done by
having a memory whose every
location contain n.no of bits.

no of Control Signals = 'n'
 \therefore n th bit in a memory location.
A Control Signal $C_i =$ i^{th} bit in a memory location.

for storing Control Signal required a memory called Control memory //.



(All components except
Control memory take point
in decoding next location
to be read in memory
so all this operation
are called micro program
- sequenced)

	C_5	C_4	C_3	C_2	C_1	C_0		Required Control Signal
$(MAR \leftarrow PC)$	0	0	0	0	1	1	$\leftarrow T_0$	$LD_{MAR} \leftarrow OE_{PC}$
$(IR \leftarrow M[AR]; R \leftarrow PC)$	0	1	1	1	0	0	$\leftarrow T_1$	$LD_{IR} \leftarrow RD_M; PC_{RIP} \leftarrow OE_{PC}$
$(\text{Decode}, MAR \leftarrow IR_{(0-11)}$ bits.	1	0	0	0	0	1	$\leftarrow T_2$	$LD_{MAR} \leftarrow OE_{IR}$

<u>Address</u>	<u>M</u>	C_5	C_4	C_3	C_2	C_1	C_0	<u>BA</u>	<u>Machine Cycle</u>
00	1	0	0	0	0	1	0	01	$\uparrow P_0$
01	1	0	1	1	1	0	0	02	$\uparrow P_1$
02	0	1	0	0	0	0	1	XX	$\uparrow P_2$

Consider the instruction :-
 $MOV R_1, R_2.$; $R_3 \leftarrow (R_1 \leftarrow R_2)$

Control Signals required.

$OE_{R_2} \rightarrow C_6$ $LD_{R_1} \rightarrow C_7$

(should be
done soon)
(Binaer und
gefeierten Art)

<u>Addr</u>	<u>M</u>	<u>C₇</u>	<u>C₆</u>	<u>C₅</u>	<u>C₄</u>	<u>C₃</u>	<u>C₂</u>	<u>C₁</u>	<u>C₀</u>	<u>BA</u>	<u>Machine Cycle</u>
(E) 00	1	0	0	0	0	0	1	1	0	1	T ₀
(E) 01	1	0	0	0	1	1	1	0	0	02	T ₁
02	0	0	0	1	0	0	0	0	1	XX	T ₂ . (Decade)
1	0	0	0	1	0	0	0	0	1	1	.
1	1	0	0	0	1	0	0	0	1	1	.
1	1	0	0	0	1	0	0	0	1	1	.
Mov R, R ₁										00)	T ₃ . (After Execution is complete next goes to T ₁ cycle)
L	→	[M	1	1	0	0	0	0	0]	M-1

q:- ADD R₁.

$\tilde{\omega}$: DR. \leftarrow P_1

i₃ : DR.
i₄ : ACC ← ADD (ACC, DR) - ADD

Control signals needed

$$r_3: \quad 2D_{DR} > OFR_R$$

Ex: LD_{Acc}, ALU_{ADD}, DE_{ALU}

$$LD_{DP} : C_8 \quad ; \quad LD_{Acc} : C_9 \quad ; \quad OE_{AH} : C_{12}$$

$$OER_1 : C_9 \quad ; \quad ALU_{ADD} : C_{11}$$

ADD R₁, R₂

M	C ₁₂	C ₁₁	C ₁₀	C ₉	C ₈	S ₀	BA
L →	1	0	0	0	1	1	00...0 L+1
	1	1	1	1	0	0	00...00

The simplest way to reduce the n of Control signal in Control memory instead of directly keeping Control signal in Control memory we just encode Control signals and place the encoded Control signal in Control memory.
ie $n = \lceil \lg_2 n \rceil$ → but this is disadvantage.

Horizontal M.P :-

- Every bit is assigned to Control Signal
- If no more no of control signals are present then size of control word is also large. ⇒ instead of directly placing the Control Signal in control word, Encoded Control Signals placed in Control memory.
- Encoded Control Signals




III
17

- ✓ If we want to change the sequence of control signals
 - ✓ In hardwired control, entire hardware should be changed.
 - ✓ In micro-programmed, just change the control memory → more flexible and compact.
- ✓ Since generation of any control signal requires a control memory read operation, the micro-programmed control unit is slower than hardwired control unit.
- ✓ No. of bits in each control word = No. of control signals
 - Horizontal micro-instruction
- ✓ If control signals are large, then size of control memory is also large → instead of directly placing the control signals in the control word, encoded control signals are placed in control memory → if no. of control signals = n, $\log(n)$ bits are required in each control word
- ✓ Disadv: At any point of time we can activate only one control signal.
- ✓ Sol: Vertical micro-instruction

- HORIZONTAL MICRO-INSTRUCTION:
 - ✓ Construct a control word in which each bit represents a control signal.
 - ✓ Now, add an address field to the control word, indicating the location of next control word to be executed if a certain condition is true.
 - ✓ Add few bits to specify the condition
 - ✓ → Horizontal Micro-instruction
 - ✓ Horizontal micro-instruction is interpreted as follows:
 - ✓ To execute this micro-instruction, turn on all the control lines indicated by a 1 bit. Leave off all control lines indicated by a 0 bit. The resulting control bits will cause one or more micro-instruction in sequence.
 - ✓ If the condition indicated by the condition bits is false, execute the next micro-instruction in sequence.
 - ✓ If the condition indicated by the condition bits is true, execute the micro-instruction indicated by address field.

- VERTICAL MICRO-INSTRUCTION:
 - ✓ A more compact micro-instruction which uses function codes rather than directly the control signals is Vertical Micro-instruction.
 - ✓ This uses fewer bits when compared to horizontal micro-instruction. Hence, it is more compact at the expense of a small additional amount of logic and time delay required for decoding functional codes.

四八




M₁
 |
 |
 |
 |
 |
 |
 |
 M₂

M₁ M₂
 ||||| |||||
 ||| | | | | → logic

never function codes
 rather using directly
 Control Signals

need few bits compared to
 I.C.M.R. and it is compared
 but time delay requires for
 decoding.



signal.

Solution: Vertical Micro-instructions

* Horizontal & vertical micro-instructions

a) Horizontal micro-instructions

→ Construct a control word in which each bit represents a control signal.

⇒ Now, add an address field to the control word indicating the location of next control word to be executed if a certain condition is true.

⇒ Add few bits to specify the conditions


This is called Horizontal μ-instruction

— Horizontal μ-instruction is interpreted as follows:

→ To execute this micro-instruction, turn on all the control lines indicated by 1 bit. Leave off all the control lines indicated by 0 bit. The resulting control signals will cause 1 or more micro-instructions in sequence.


2) If the condition indicated by the condition bits is false, execute the next micro-instruction in sequence.

3) If condition indicated by the condition bits is true, execute the micro-instruction indicated by address field.



b) Vertical Micro-instruction

— A more compact micro-instruction which uses function codes rather than directly the control signals is called Vertical micro-instruction.




- this uses fewer bus wires compared to horizontal micro-instructions
Hence, it is more compact at the expense of a small additional amount of logic + time delay required for decoding functional codes.

Q. (10)

* Microprogram Example

- Computer Configuration

The block diagram of the computer is shown below



- It consists of 2 memory units : a main memory + control memory. Main Memory for storing instructions + data and control memory for storing the microprograms.
- Four registers are associated with the processor : PC, AR, DR and AC
- Two registers are associated with control Unit : CAR, SBR
- Transfer of information among the registers in the processor is done through multiplexers rather than a common bus.
- DR can receive data from AC, PC or memory.
- AR can receive information from PC or DR.
- PC can receive information only from AR.

- ✓ *The location of next instruction may be*
 - ✓ one next in sequence
 - ✓ located somewhere else in control memory
 - ✓ function of external i/p conditions

- ✓ *The next-address generator is sometimes called Micro-program Sequencer.*

- ✓ *Typical functions of micro-program sequencer are:*
 - ✓ increment CAR by 1
 - ✓ loading into CAR an address from memory
 - ✓ transferring an external address into CAR
 - ✓ loading an initial address to start the control operations

ADDRESS SEQUENCING

1. *An initial address is loaded into the CAR when power is turned ON.*
 1. *Usually the first address of the 1st instruction that activates fetch instruction.*
 2. *Fetch routine is sequenced by incrementing CAR through rest of its micro-instructions.*
 3. *At the end of fetch phase, instruction is in IR.*

2. *Now, routine for determine EA of operand should be executed.*
 1. *EA computation routine in control memory can be reached through a branch micro-instruction, which is conditioned on the status bits of the instruction.*
 2. *At the end, address of operand is available in MAR.*


3. *Generate micro-instructions to execute the instructions fetched from memory.*
 1. *Each instruction has its own micro-program routine stored in a given location in control memory.*
 2. *The transformation from instruction code bits to an address in control memory where the routine is located is called MAPPING PROCESS.*
 3. *Once the routine is reached, micro-instructions in the routine are sequenced by incrementing CAR or depends on status bits and branch address.*
 4. *If micro-program calls a subroutine, we need to store the return address which is not possible in control memory which is ROM.*

4. *Return to fetch routine is accomplished by an unconditional branch to the first address of fetch routine.*

It is an operand to an instruction
which reference memory.

EA :- The address that is obtained by applying an specified indexing or indirect addressing rules to specified address.

i.e EA is used as Offset Address.




- * Each Complex Instruction has its own micro program routine in Control memory to specify the micro operations that executes instruction.

- * Steps during the execution of single Complex instruction are :-

- (i) → ① Initial address loaded CAR when Power on.
② 1st instruction address activate fetch operation of instruction
③ Fetch phase is sequence by incrementing (CAR) through out of M.I
④ At the End fetch phase, instruction is in Instruction Reg (IR).
- (ii) → Now Routine that determine Effective Address of operand that should be fetched.
① E.A Computation routine is in Control memory can be reached through a [branch (M.I)] which is conditional on [status bit] of instruction.
② At the End address of operand is present in (MAR).
③ In a Control memory at given location each instruction has its own Micro Programmed routine stated.
④ The transformation from instruction code bits to an address while the routine is located in Control memory is called mapping problem.
⑤ Once the instruction is reached, the M.I in the routine are branched to the next routine.
⑥ Once the instruction is reached, the M.I in the routine are branched to the next routine.
⑦ The micro code calls the subroutine when needed to store the return address which is not possible in Control memory (i.e Rom).
Return to fetch routine is accomplished by an unconditional branch to the first address of fetch routine :-
- Generate a M.I to execute instruction
(iii)
Get from memory

(12)

- ✓ In summary, address sequencing capabilities required in a control memory are:
 - ✓ Incrementing of CAR
 - ✓ Unconditional branch or conditional branch, depending on status bit conditions.
 - ✓ A mapping process from the bits of the instruction to an address for control memory.
 - ✓ Facility for subroutine call and return.



The diagram shows 4 different ways from which CAR receives address

- ① Incrementer → increments content of CAR by '1' to select M.I sequence
- ② Branching → Achieved by specifying branch Address in one field of M.I
↳ Conditional branching is achieved by using part of M.I to specify status bit in order to determine condition.
- ③ External Address → is transferred to CAR via mapping logic circuit
- ④ Return " If subroutine is stored in special Reg whose value is then used when the program wishes to return from subroutine.

→ Conditional branching :-

- Branch logic → making capabilities for decision making
- Status conditions are special bits in system besides parameters
 - ↳ Content of an adder
 - ↳ sign bit of a number.
 - ↳ mode bit of an instruction
 - ↳ ZP & CP status condition.
- Status bits together with in micro operation specified branch Address and control the conditional branch selection generated in the branch logic.

→ Implementing branch logic :-

- ① Test specified condition branch to indicated address if condition is ok ; otherwise increment address register.
- ② Can be implemented using multiplexer.
- ③ Branch logic op code select line for multiplex to select specified status bit condition.
ie. 3-bits in M.I are used to specify '1' out of 8 Status bit conditions.


These 3-bits provide selection variable for multiplexer.

→ If selected status bit is 1 ; op of multiplexer is '1' ; otherwise '0'.

→ eg. 1 → op of multiplexer → generates control signal to transfer the branch address from CAR. (in form of micro instruction)

→ If 0 → op of mux cause the Address Reg to be incremented.

→ If 0 → op of mux cause the Address Reg to be incremented.



Copy of Adder
Sign bit of a number
Mode bit of instruction.
Op op - Status Condition

Status Condition Parameters :-


Conditional Branching

- ✓ Branch logic provides decision-making capabilities in the control unit.
- ✓ Status conditions are special bits in the system that provide parameter information such as carry-out of an adder, sign bit of a number, mode bits of an instruction and i/p or o/p status conditions. Information in these bits are tested and actions are initiated based on their condition, whether 0 or 1.
- ✓ Status bits together with the field in the micro-instruction that specifies a branch address, control the conditional branch decisions generated in the branch logic.
- ✓ Implementation of Branch Logic:
 - ✓ Test the specified condition and branch to the indicated address if the condition is met; otherwise, the address register is incremented.
 - ✓ Can be implemented using Multiplexer. Suppose that there are 8 status bit conditions in the system. Three bits in the micro-instruction are used to specify any one of 8 status bit conditions. These 3 bits provide the selection variables for the multiplexer.
 - ✓ If selected status bit is 1, o/p of multiplexer is 1; otherwise it is 0.
 - ✓ A 1 o/p in the multiplexer generates a control signal to transfer the branch address from the micro-instruction into the CAR.
 - ✓ A 0 o/p in the multiplexer causes the address register to be incremented.

An unconditional branch micro-instruction can be implemented by loading the branch address from control memory into CAR. This can be accomplished by fixing the value of one status bit at the input of multiplexer, so it is always equal to 1.

➤ Mapping of Instruction

- ✓ A special type of branch used when a micro-instruction specifies a branch to the 1st word in control memory where a micro-program routine for an instruction is located.
- ✓ Status bits = bits in the operation code of the instruction $\text{Status bits} = \text{opcode}$
- ✓ If opcode = 4bits and control memory has 128 words (7 bits to address each word)



$2^7 = 128$

- ✓ More General mapping rule: Use a ROM to specify the mapping function.

- ✓ The bits in the instruction specify the address of a mapping ROM. The contents of the mapping ROM give the bits for the CAR.
- ➔ Micro-program routine can be placed in any desired location in control memory.

➤ Subroutines


- ✓ Subroutines are programs that are used by other routines to accomplish a particular task.
- ✓ A subroutine can be called from any point within the main body of a micro-program.
- ✓ Micro-programs that use subroutines must have provision for storing the return address during a subroutine call and restoring the address during subroutine return.
- ✓ **Implementation:** Place the incrementer output from CAR into a subroutine register and branch to the beginning of the subroutine. The subroutine register can then become the source for transferring the address for the return to the main routine.
- ✓ Best way to structure a register file that stores addresses for subroutines is to organize the registers in LIFO stack.

(6/12) — This uses fewer bus wires compared to horizontal micro-instruction.
Hence, it is more compact at the expense of a small additional amount of logic + time delay required for decoding functional code.

* Microprogram Example

— Computer Configuration

The block diagram of the computer is shown below



- It consists of 2 memory units: a main memory + control memory. Main memory for storing instructions + data and control memory for storing the microprogram.
- Four registers are associated with the processor: PC, AR, DR and AC.
- Two registers are associated with control unit: CAR, SBR.
- Transfer of information among the registers in the processor is done through multiplexer rather than a common bus.
- DR can receive data from AC, PC or memory.
- AR can receive information from PC or DR.
- PC can receive information only from AR.

III. 21
 - data from AC and DR and place the result in AC.

- Memory receives its address from AR. Input data written to memory come from DR, and data read from memory go only to DR.
- The computer instruction format is shown below



- It consists of 3 fields: an indirect bit, n-bit op code and 11-bit address field.

- Since op code bits = 4 $\Rightarrow 2^4 = 16$ operations (memory-reference instruction).


- 4 operations are shown below:

Symbol	op code	Description
ADD	0000	AC \leftarrow AC + M[EA]
BRANCH	0001	If (AC < 0) Then (PC \leftarrow EA)
STORE	0010	M[EA] \leftarrow AC
EXCHANGE	0011	AC \leftarrow M[EA], M[EA] \leftarrow PC

EA = Effective address.

Micro-Instruction Format

- The micro-instruction format for the control memory is shown below.



where F1, F2, F3 = micro-operation fields

CD = conditions for branching

BR = Branch field

AD = Address field


- F1, F2 and F3 specifying micro-operations by the computer.

- CD field selects status bit conditions.

- BR field specifies the type of branch to be used.


- AD field contains a branch address. Address field is 4 bits wide, hence the control memory has 128×2^7 words.

- The micro-operations are subdivided into three fields of 3 bits each. There are 8 bits in each field are encoded to specify seven different micro-operations \Rightarrow gives a total of 21 micro-operations as listed below:



Interpretation - 3 fields \rightarrow given total
21 operation

b) i)



Decoding of micro-operation field.

F1	Micro-operation	Symbol
000	None	NOP
001	AC \leftarrow AC + DR	ADD
010	AC \leftarrow 0	CLEAR
011	AC \leftarrow AC + 1	INCAC
100	AC \leftarrow DR	DRTAC
101	AR \leftarrow DR (0-10)	DRTAR
110	AR \leftarrow PC	PC TAR
111	M[AR] \leftarrow DR	WRITE

Table: Symbols & binary code
for microoperations fields

F2	Micro-operation	Symbol
000	None	NOP
001	AC \leftarrow AC - DR	SUB
010	AC \leftarrow AC \vee DR	OR
011	AC \leftarrow AC \wedge DR	AND
100	DR \leftarrow M[AR]	READ
101	DR \leftarrow AC	ACTDR
110	DR \leftarrow DR + 1	INCR DR
111	DR (0-10) \leftarrow PC	PCT DR

Table: Symbols & binary code
for microoperations fields

F3	Micro-operation	Symbol
000	None	NOP
001	AC \leftarrow AC \oplus DR	XOR
010	AC \leftarrow AC	COM
011	AC \leftarrow C ₁ AC	SHL
100	AC \leftarrow S ₁ AC	SHR
101	PC \leftarrow PC + 1	INCF C
110	PC \leftarrow AR	ARTPC
111	Reserved	

No more than 3 micro-operations can be chosen for micro-instruction

2 from each field. If fewer than 3 micro-operations are used,
1 or more fields will use the binary code 000 for no operation

Eg:- DR \leftarrow M[AR], PC \leftarrow PC + 1

\Rightarrow F2 = 100, F3 = 101

- 9 bits of the micro-operation fields will be 000 100 101
- Two or more conflicting micro-operations cannot be specified simultaneously
- Eg: 010 001 000 - has no meaning since it specifies clear AC to 0 and subtract DR from AC at the same time.

* All micro-type
micro-operations symbols

use 5 letters.

3rd letter - T

last 2 letters - Destination (AC)

Eg:- AC \leftarrow DR
= DRTAC.

\Rightarrow DR to AC.

III - 22