

DIGITAL INTEGRATED CIRCUITS ANALYSIS

ELECTRONICS & COMMUNICATION ENGINEERING

unit -6

HAND NOTES

BY:

P.RAJESH M.TECH.,

ASSISTANT PROFESSOR

EMAIL: rajesh.crit@gmail.com

ph: 9989786119

9985786099

CRIT COLLEGE OF ENGG & TECHNOLOGY

ANANTAPURAMU

*> Barrel Shifter:-

A barrel shifter is a Combinational logic circuit with n -data i/p and n -data o/p's, and a set of control i/p which specifies how to ~~control~~ ~~i/p~~ ~~data~~ shift the data b/w i/p & o/p. Barrel shifter in C.P.U will specify the direction of shift i.e., whether it is left or right shift. It also specifies type of shift.

- 1) Circular shift
- 2) Arithmetic shift
- 3) Logical shift.

1) Explain the operation of barrel shifter and write a VHDL Code for Left and right circular shift.

(8)
A 16-bit barrel shifter is a Combinational logic circuit with 16 data i/p, 16 data o/p and 4-control i/p. The i/p word is rotated by a no. of 16 bit positions specified by control bits.

2) A barrel shift is a Combinational ckt which can rotate (8) shift data word by any number of bits in a single operation.

Then the o/p of one mux is connected to i/p of next mux


The no. of multiplexers required is $n \times \log_2(n)$

\therefore for 16 barrel shifter

$$= 16 \times \log_2(16)$$

$$= 16 \times 4 = 64$$

It requires 64 multiplexers.



Program:-

library ieee;

use ieee.std_logic_1164.all;

entity barrel_shifter;

port (Din : in std_logic_vector(15 downto 0);

S : in std_logic_vector(3:0); -- shift amount, 0-15

DIR : in std_logic; -- shift direction 0 → L; 1 → R

Dout : out std_logic_vector(15 downto 0));

end barrel_shifter;

Architecture behavioral of barrel_shifter is

begin

process (Din, S, DIR)

variable x, y, z : std_logic_vector(15 downto 0);

variable CTRL0, CTRL1, CTRL2, CTRL3 : std_logic_vector(1 downto 0);

begin

CTRL0 : S(0) & DIR;

CTRL1 : S(1) & DIR;

CTRL2 : S(2) & DIR;

CTRL3 : S(3) & DIR;

Case CTRL0 is

when "00"/"01" \Rightarrow $X := \text{Dir}$;

when "10" \Rightarrow $X := \text{Dir} (14 \text{ downto } 0) \& \text{Dir} (15)$;

when "11" \Rightarrow $X := \text{Dir} (0) \& \text{Dir} (15 \text{ downto } 1)$;

when others \Rightarrow null;

End Case;

Case CTRL1 is

when "00"/"01" \Rightarrow $Y := X$;

when "10" \Rightarrow $Y := X (15 \text{ downto } 0) \& X (15 \text{ downto } 12)$;

when "11" \Rightarrow $Y := X (1 \text{ downto } 0) \& X (15 \text{ downto } 2)$;

when others \Rightarrow null;

End Case;

Case CTRL2 is

when "00"/"01" \Rightarrow $Z := Y$;

when "10" \Rightarrow $Z := Y (11 \text{ downto } 0) \& Y (15 \text{ downto } 12)$;

when "11" \Rightarrow $Z := Y (3 \text{ downto } 0) \& Y (15 \text{ downto } 4)$;


when others \Rightarrow null;

End Case;

End Process;

End behavioral;

Design 16-bit Comparator using 74x85 IC's



The o/p of each 74x85 is

$$AGTB \text{ out} = (A > B) + (A = B) \cdot AGTBIN$$

$$AEQB \text{ out} = (A = B) \cdot (AEQBIN)$$

$$ALTB \text{ out} = (A < B) + (A = B) \cdot ALTBIN$$

In above Eq 'A' stands for A₃ to A₀ and
B stands B₃ to B₀

$$\underline{A > B} ; \underline{A = B} ; \underline{A < B}$$

Floating Point Encoder:-

The simple floating point encoder is used to represent a 11-bit no. in terms of a floating value. in to 7-bit as 3-bit exponent & 4-bit mantissa
 The condition for simple floating point encoder is

$$B = M \cdot 2^E + T$$

Where M - four bit mantissa T is Truncation Error
 E - three bit exponent

Eg:- Let us represent 11010110110 in terms of floating point
 ie $1101 \cdot 2^7 + 0110110$


Explanation:- For representing given 11-bit binary no. in terms of floating point we have to search for first '1' and from the first '1' copy four no. in sequence in given then it is called mantissa.


from above Eg:- 1101 is mantissa, then remaining no. of bits as power of 2 ie 2^7
 After that add remaining no. that were present excluding mantissa.

∴ value becomes $\frac{1101}{M} \cdot \frac{2^7}{2^E} + \frac{0110110}{T}$

This is simple floating point.

This process is carried out by using a circuit known as simple floating point encoder. This circuit consists of 74x151 ICs and one (74x148) IC Encoder.





library ieee;

use ieee.std_logic_1164.all;

Entity FProc is

Port (B: in std_logic_vector (10 downto 0); → Bits 11-bit given

M: out std_logic_vector (3 downto 0); → floating Point mantissa

E: out std_logic_vector (2 downto 0); → floating Point Exponent

End FProc;


Architecture behavioral of FProc is

begin
Process (B)

```

begin
  if B(10) = '1' then M<= B(104-bit downto 7); E<= "111";
  elsif B(9) = '1' then M<= B(9 downto 6); E<= "110";
  elsif B(8) = '1' then M<= B(8 downto 5); E<= "101";
  elsif B(7) = '1' then M<= B(7 downto 4); E<= "100";
  elsif B(6) = '1' then M<= B(6 downto 3); E<= "011";
  elsif B(5) = '1' then M<= B(5 downto 2); E<= "010";
  elsif B(4) = '1' then M<= B(4 downto 1); E<= "001";
  else M<= B(3 downto 0); E<= "000";
end
end if;
end Process;
end behavioral;
  
```

x) Dual Priority Encoder:- (for 8 input signal 3/p)



$\overline{I_0}$	$\overline{I_1}$	$\overline{I_2}$	$\overline{I_3}$	$\overline{I_4}$	$\overline{I_5}$	$\overline{I_6}$	$\overline{I_7}$	A_2	A_1	A_0	A_{out}	B_2	B_1	B_0
X	X	X	X	X	X	X	1	1	1	1	1	1	1	1
X	X	X	X	X	X	1	0	1	0	0	1	1	0	1
X	X	X	X	X	1	0	0	1	0	1	1	1	0	1
X	X	X	X	1	0	0	0	1	0	0	1	1	0	0
X	X	X	1	0	0	0	0	0	1	1	1	0	1	1
X	X	1	0	0	0	0	0	0	1	0	1	0	1	1
X	1	0	0	0	0	0	0	0	0	1	1	0	0	1
1	0	0	0	0	0	0	0	0	0	0	1	0	0	0

VHDL Program:-

library ieee;

use ieee.std_logic_1164.all;

Entity Dual Priority is

Port (I : in std_logic_vector (0 to 7);

A, B : out std_logic_vector (2 downto 0);

Aout, Bout : Buffer std_logic)

End Dual Priority;

Architecture behavioral of dual priority is

begin Process(I, A, Aout, Bout) begin

if I(0) = '1' then A <= "000"; Aout <= '1';

elsif I(1) = '1' then A <= "001"; Aout <= '1';

elsif I(2) = '1' then A <= "010"; Aout <= '1';

elsif I(3) = '1' then A <= "011"; Aout <= '1';

elsif I(4) = '1' then A <= "100"; Aout <= '1';

9

```
elseif I(5) = '1' then A <= "101" ; Aout <= '1';  
elseif I(6) = '1' then A <= "110" ; Aout <= '1';  
elseif I(7) = '1' then A <= "111" ; Aout <= '1';  
else A <= "000" ; Aout <= '0';
```

End of ;

```
if I(1) = '1' And A /= "001" then B <= "001" ; Bout <= '1';  
elseif elseif I(2) = '1' And A /= "010" then B <= "010" ; Bout <= '1';  
elseif I(3) = '1' And A /= "011" then B <= "011" ; Bout <= '1';  
elseif I(4) = '1' And A /= "100" then B <= "100" ; Bout <= '1';  
elseif I(5) = '1' And A /= "101" then B <= "101" ; Bout <= '1';  
elseif I(6) = '1' And A /= "110" then B <= "110" ; Bout <= '1';  
elseif I(7) = '1' And A /= "111" then B <= "111" ; Bout <= '1';  
else B <= "000" ; Bout <= '0';
```

End of ;

End Process ;

End behavioral ; //