

DIGITAL INTEGRATED CIRCUITS ANALYSIS

ELECTRONICS & COMMUNICATION ENGINEERING

unit - 5

HAND NOTES

BY:

P.RAJESH M.TECH.,

ASSISTANT PROFESSOR


EMAIL: rajesh.crit@gmail.com

ph: 9989786119

9985786099


CRIT COLLEGE OF ENGG & TECHNOLOGY

ANANTAPURAMU



Truth table:-

Gamble	B	A	Y ₃	Y ₂	Y ₁	Y ₀
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0



K-maps for

$$Y_0 = \bar{A}\bar{B}$$

$$Y_1 = AB$$

$$Y_2 = A\bar{B}$$

$$Y_3 = AB$$

VHDL Programming:-

1) Data flow style:-(selected signal assignment)

library ieee;

use ieee.std_logic_1164.all;

entity decoder is

Port(Gamble, B, A : in std_logic;
Y : out std_logic_vector(3 downto 0));

end decoder;

Architecture dataflow of decoder is

Signal Y_n: std_logic_vector(0 to 7);

begin

with A,B,C select

Y_n <= "0001" when "00";

Y_n <= "0010" when "01";

Y_n <= "0100" when "10";

Y_n <= "1000" when "11";

Y_n <= "0000" when others;

end dataflow.

if Statement:- (behavioral)

library ieee;

entity decoder is

Port(N1 : in std_logic;

Y : out std_logic_vector(3 downto 0));

end decoder;

Architecture ~~dataflow~~ of decoder is

begin behavioral

Process (N1)

begin if N1 = 00 then Y <= "0001";

else if N1 = 01 then Y <= "0010";

else if N1 = 10 then Y <= "0100";

else if N1 = 11 then Y <= "1000";

else ~~process~~ Y <= "0000";

end if;

end Process;

end behavioral;

Unit - 7


$$4 - \textcircled{7} = \underline{\quad} \quad \textcircled{1}$$

Combinational Logic Design :-

1) Binary Decoder:-

Binary Decoder :-
 decoder which takes n-bit binary ip and 2^n op from which
 only one op will be activated at time based on lines as
 known in binary decoded.

\rightarrow 3 to 8 decoder :- 3 inputs and 8 outputs



K-map deoptions

$$D_1 = \overline{ABC}$$

$$D_1 = \overline{A} \overline{B} C$$

$$D_2 = \overline{A} B \overline{C}$$

$$D_3 = \bar{A} B c$$

$$d_4 = \bar{ABC}$$


$$D_5 = \bar{A}\bar{B}c$$

$$D_6 = ABC$$

$$D_7 = ABC$$


Youth table :-

Logic diagram:-



* 74x138 Decoder :-

It is a 3 to 8 decoder that available for commercial purpose.




It has ABC are three binary ip. Two active low enable ip ($\overline{G_{2A}}, \overline{G_{2B}}$) and one active high G_1 ip.
It has eight decoded ip (Y_0 to Y_7).

ΣIP's

O/P '8

4-7 (2)

\bar{G}_1	\bar{G}_{2A-L}	\bar{G}_{2B-L}	C	B	A	\bar{Y}_7	\bar{Y}_6	\bar{Y}_5	\bar{Y}_4	\bar{Y}_3	\bar{Y}_2	\bar{Y}_1	\bar{Y}_0
0	X	X	X	X	X	1	1	1	1	1	1	1	1
X	1	X	X	X	X	1	1	1	1	1	1	1	1
X	X	0	X	X	0	1	1	1	1	1	1	0	1
1	0	0	0	0	0	1	1	1	1	1	0	1	1
1	1	0	0	0	0	1	0	1	1	1	0	1	1
1	1	1	0	0	0	1	1	0	1	0	1	1	1
1	1	1	0	0	1	0	1	1	0	1	1	1	1
1	1	1	0	0	1	0	1	1	0	1	1	1	1
1	1	1	0	0	1	1	1	0	1	1	1	1	1
1	1	1	0	0	1	1	1	0	1	1	1	1	1
1	1	1	0	0	1	1	1	1	0	1	1	1	1
1	1	1	0	0	1	1	1	1	1	0	1	1	1
1	1	1	0	0	1	1	1	1	1	1	0	1	1
1	1	1	0	0	1	1	1	1	1	1	1	0	1
1	1	1	0	0	1	1	1	1	1	1	1	1	0



* Write a VHDL Program for 74×138 (3 to 8 dec) using
Case Statement u-4 ③

Sol:- logic diagram from '2' question.

Program:-

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity dec_3to8 is
    Port(A : in STD_LOGIC_VECTOR (0 to 2);
        y : out STD_LOGIC_VECTOR (7 down to 0));
end dec_3to8;
```

Architecture behavioral of dec 3to8 is

begin

Process (A)

begin

Case A is

```
when 0 => y <= "00000001";
when 1 => y <= "00000010";
when 2 => y <= "000000100";
when 3 => y <= "00001000";
when 4 => y <= "00010000";
when 5 => y <= "00100000";
when 6 => y <= "01000000";
when 7 => y <= "10000000";
```

end Case;

end Process;

end behavioral;

* Write a VHDL Program for 74×138 (3 to 8 dec) using
Structural design method. u-4 ④

Sol) Logic diagram

Program:-


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

entity 74×138 is
 Port (A, B, C, G₁, G_{2A}, G_{2B} : in std-logic ;
 Y_{0-L}, Y_{1-L}, Y_{2-L}, Y_{3-L}, Y_{4-L}, Y_{5-L}, Y_{6-L}, Y_{7-L} : out std-logic);
 end 74×138 ;
 Architecture Structural of 74×138 is
 signal NOTA, NOTB, NOTC, NOTG_{2A}, NOTG_{2B}, E : std-logic);
 Component NOT A
 Port (A : in std-logic ;
 AB₀ : out std-logic);
 end Component ;
 Component NOT B
 Port (B : in std-logic ;
 BB₀ : out std-logic);
 end Component ;
 Component NOT C
 Port (C : in std-logic ;
 CB₀ : out std-logic); end Component ;
 Component AND 3 &
 Port (A, B, C : in std-logic ;
 y : out std-logic);
 end Component ;
~~begin~~ Component NAND
 Port (G₁, G_{2A}, G_{2B} : in std-logic ;
 y : out std-logic);
 end Component ;
 begin
 N₁ : NOT A Port map (A, A Bar);
 N₂ : NOT B Port map (B, B Bar);
 N₃ : NOT C Port map (C, C Bar);
 A₃ : AND 3 Port map (A, B, C, A Bar, B Bar, C Bar);
 Nand : NAND Port map (G₁, G_{2A}, G_{2B}, G₁ Bar, G_{2A} Bar, G_{2B} Bar);
 end 74×138 ;

(6)

*> The 74×139 * Dual * 2-to-4 Decoder :-

74×139 consists of two independent and identical 2-to-4 decoders.
The enable pin and output of IC 74×139 are active low.



The below truth table of first half 2-to-4 decoder is similar
for second half


\bar{A}	1A	1B	\bar{Y}_0	\bar{Y}_1	\bar{Y}_2	\bar{Y}_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

Second half:-

$\bar{2A}$	2A	2B	$\bar{2Y}_0$	$\bar{2Y}_1$	$\bar{2Y}_2$	$\bar{2Y}_3$
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

* 74x139 IC :-


(5)



IC 74x139 has active low dp's. The pin 'G' acts as active low enable ip.

The same ~~is~~ ^{can}


* Designing a (3 to 8 decoder) using 74x139 IC
The ~~two~~ 74x139 IC's are cascaded to obtain (3 to 8 decoder)



The Enable ip G_{2A-L}, and G_{2B-L} are active low and G₁ is active high.


G	B	A	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	0	1
0	1	0	1	1	1	1	1	0	1	1
0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	1	1	1	0	1	1	1
1	0	1	1	1	0	1	1	1	1	1
1	1	0	1	0	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1

From truth table :- If all 3-9ip A, B, G are low then all dp except Y₀ are high.



* Design 4 to 16 decoder using two 74X138 decoder write a data flow style VHDL program.

Q) 4 to 16 decoder can be designed by combining two 3 to 8 decoders



VHDL Program:-

```

library IEEE;
use IEEE.STD.LOGIC_1164.all;
use IEEE.STD.LOGIC_ARITH.all;
use IEEE.STD.LOGIC_UNSIGNED.all;

entity dec_4x16 is
    Port ( G1, G2A, G2B : in STD-LOGIC;
           A : in STD-VECTOR(2 down to 0);
           Y_L : out STD-LOGIC-VECTOR(0 to 15));

```

```
end dec4x16;
```

```
Architecture data flow of 4x16 dec is
```

```
signal Y_L : STD-LOGIC-VECTOR(0 to 15);
```

```
begin with no select Y_L <=
```


$y_{-L-^o L F} = "1000\ 0000\ 0000\ 0000"$ when "0000";
 $= "0100\ 0000\ 0000\ 0000"$ when "0001";
 $= "0010\ 0000\ 0000\ 0000"$ when "0010";
 $= "0001\ 0000\ 0000\ 0000"$ when "0011";
 $= "0000\ 1000\ 0000\ 0000"$ when "0100";
 $= "0000\ 0100\ 0000\ 0000"$ when "0101";
 $= "0000\ 0010\ 0000\ 0000"$ when "0110";
 $= "0000\ 0001\ 0000\ 0000"$ when "0111";
 $= "0000\ 0000\ 1000\ 0000"$ when "1000";
 $= "0000\ 0000\ 0100\ 0000"$ when "1001";
 $= "0000\ 0000\ 0010\ 0000"$ when "1010";
 $= "0000\ 0000\ 0001\ 0000"$ when "1011";
 $= "0000\ 0000\ 0000\ 1000"$ when "1100";
 $= "0000\ 0000\ 0000\ 0100"$ when "1101";
 $= "0000\ 0000\ 0000\ 0010"$ when "1110";
 $= "0000\ 0000\ 0000\ 0001"$ when "1111";
 $= "0000\ 0000\ 0000\ 0000"$ when others;

$y_{-L-^o L L} = "0000\ 0000\ 0000\ 0000"$ when $(G_1 \text{ and not } G_{2A} \text{ and not } G_{2B}) = 1'$
 $y_{-L-^o L L} = y_{-L-^o}$ when $(G_1 \text{ and not } G_{2A} \text{ and not } G_{2B}) = 1'$
 else "0000 0000 0000 0000";

end data flow;

* Design of 5-32 decoder using 74x138 :-

(6)




74x138 is (3 to 8 decoder), so it accepts three 9lp i.e. A, B, C and gives eight active low op's.

In order to design 5-32 decoder we need 4 such decoders one of these enable op to each of 74x138 comes from 74x139 op

(15)

* IC 74x49 Seven Segment decoder:- (for Decimal & non Decimal Display)



The truth table for 74x49 seven segment decoder.

BI	D	C	B	A	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
0	0	0	0	1	0	1	1	0	0	0	0
0	0	0	1	0	1	1	0	1	1	0	1
0	0	0	1	1	1	1	1	1	0	0	1
0	0	1	0	0	0	1	1	0	0	1	1
0	0	1	0	1	1	0	1	1	0	1	1
0	0	1	1	0	1	0	1	1	1	1	1
0	0	1	1	1	1	1	1	0	0	0	0
0	1	0	0	0	1	1	1	1	1	1	1
0	1	0	0	1	1	1	1	1	0	1	1
0	1	0	1	0	1	1	0	1	1	1	1
0	1	0	1	1	0	0	1	1	1	1	0
0	1	1	0	0	1	0	0	1	1	1	1
0	1	1	0	1	0	1	1	1	1	0	1
0	1	1	1	0	0	0	0	1	1	1	1
0	1	1	1	1	0	0	0	0	1	1	1
1	x	x	x	x	0	0	0	0	0	0	0

0000	(0)	0001	(1)	0010	(2)	0011	(3)	(16)
0100	(4)	0101	(5)	0110	(6)	0111	(7)	
1000	(8)	1001	(9)	1010	(A)	1011	(B)	
1100	(C)	1101	(D)	1110	(E)	1111	(F)	

* Write a VHDL Program for BCD to 7 segment decoder?

Library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

Entity 7_segment is

Port (A,B,C,D : in STD_LOGIC ;

 SEG : in STD_LOGIC ;

 LED's : out STD_LOGIC_VECTOR (1 to 7));

End 7_segments;

Architecture dataflow of 7 segment is

begin Signal S : STD_LOGIC_VECTOR (0 to 15);

With ABCD Select

4

LED8 L = "1111110" when "0000";
 LED8 L = "0110000" when "0001";
 LED8 L = "1101101" when "0010";
 LED8 L = "1111001" when "0011";
 LED8 L = "0110011" when "0100";
 LED8 L = "1011011" when "0101";
 LED8 L = "1011111" when "0110";
 LED8 L = "1110000" when "0111";
 LED8 L = "1111111" when "1000";
 LED8 L = "1111011" when "1001";
 LED8 L = "1110111" when "1010";
 LED8 L = "0011111" when "1011";
 LED8 L = "1001110" when "1100";
 LED8 L = "0111101" when "1101";
 LED8 L = "1001111" when "1110";
 LED8 L = "1000111" when "1111";

LEDs " = " 0000000 " when others ;

~~LEDs~~ "0000000" when others;
~~LEDs~~ "0000000" when $BS = 1$;
~~LEDs~~ "0000000" when $BS = 0$;

End dataflow; Is it next to a call statement?

Ex) write a VHDL Program of 7 Segment using Case Statement!

Library IEEE;
use IEEE.STD_Logic-1164.ALL;

6-18-17 see 18

Entity ~~7~~⁸ egg is at location (3, depth 0);

Port (A : in std-logic(3 downto 0),
Leads : out std-logic_vector(1 to 7));

End 7 Seg;

Architecture behavioral of 7 segment is

begin

Process (A)

begin

Case A is

when "0000" \Rightarrow LedL = "111110";

when "0001" \Rightarrow LedL = "0110000";

when "0010" \Rightarrow LedL = "1101101";

when "0011" \Rightarrow LedL = "1111001";

when "0100" \Rightarrow LedL = "0110011";

when "0101" \Rightarrow LedL = "1011011";

when "0110" \Rightarrow LedL = "1011111";

when "0111" \Rightarrow LedL = "1110000";

when "1000" \Rightarrow LedL = "1111111";

when "1001" \Rightarrow LedL = "1111011";

when "1010" \Rightarrow LedL = "1110111";

when "1011" \Rightarrow LedL = "0011111";

when "1100" \Rightarrow LedL = "1001110";

when "1101" \Rightarrow LedL = "0111101";

when "1110" \Rightarrow LedL = "1001111";

when "1111" \Rightarrow LedL = "1000111";

when "others" \Rightarrow LedL = "----";

end Case;


End Process;

End behavioral;

(19)

* Encoder: An encoder converts an active \oplus p signal into coded dp signal. The simplest encoder is 2^n to n line decoder. It has 2^n \oplus p lines, only one of them is active at a time. Logic circuitry within encoder converts this active ~~\oplus p~~ to a coded binary dp with n -bits. 2^n to n encoder is supply a collection of OR gates.


In some cases, more than one \oplus p can be active, a special encoder is called Priority Encoder. Priority encoder ensures that the dp code corresponds to highest \oplus p line if more than one \oplus p is active.




(i) 4 to 2 Encoder:

One of the \oplus p signal is asserted at a time and dp has two bits.

The dp y_0 is 1 when either \oplus p B (8) D is one and dp y_1 is 1 when \oplus p C (8) D is 1.



D	C	B	A	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



(Q)

Q) VHDL Program for 4-2 decoder using Case Statement?

```
library ieee;
use ieee.std_logic_1164.all;

entity Encoder is
port ( A,B,C,D : in std_logic;
       d : out std_logic_vector(1 down to 0));
end Encoder;

Architecture behavioral of Encoder is
begin
  process (A,B,C,D)
  begin
    case A,B,C,D is
      when "1000" => d <= "00";
      when "0100" => d <= "01";
      when "0010" => d <= "10";
      when "0001" => d <= "11";
      when others => d <= "ZZ";
    end case;
  end process;
end behavioral;
```

Q) VHDL Program for 4-2 decoder using If Statement?

```
library ieee;
use ieee.std_logic_1164.all;

entity Encoder is
port ( A,B,C,D : in std_logic;
       d : out std_logic_vector(1 down to 0));
end Encoder;

Architecture behavioral of Encoder is
begin
  signal A0 : in std_logic_vector(3 down to 0);
  begin
    process (A0) is
```

```
begin
  if A0 = "0000" then d <= "00";
  elsif A0 = "0001" then d <= "01";
  elsif A0 = "0010" then d <= "10";
  elsif A0 = "0100" then d <= "11";
  else d <= "ZZ";
  end if;
end process;
end behavioral;
```

```

begin
  if  $A_0 = "1000"$  then  $d \leftarrow "00"$ ;
  elsif  $A_1 = "0100"$  then  $d \leftarrow "01"$ ;
  elsif  $A_2 = "0010"$  then  $d \leftarrow "10"$ ;
  elsif  $A_3 = "0001"$  then  $d \leftarrow "11"$ ;
  else  $d \leftarrow "ZZ"$ ;
end if;
end process;
end behavioral;

```

P) VHDL Program of 4 to 2 Encoder using dataflow Style?

```

library ieee;
use ieee.std_logic_1164.all;
entity Encoder is
  port (A0, B1, C0 : in std_logic (3 downto 0);
        d : out std_logic_vector (1 downto 0));
end Encoder;

```

Architecture ~~is~~ dataflow of Encoder is

```

begin
  with A0 select
    d <= "00" when "1000";
    d <= "01" when "0100";
    d <= "10" when "0010";
    d <= "11" when "0001";
    d <= "ZZ" when others;
end;

```

End dataflow;

(22)

(ii) Octal to Binary Encoder :-

This accepts a 3-bit 9IP Code and activates one of 8 outputs lines corresponding to that code. It has 8 9IP lines and produces a 3-bit 9IP code corresponding to activated 9IP.

D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	9IP		
A	B	C								
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	0	1
0	0	0	0	0	0	0	1	1	1	0


From truth table logic expression

$$A = D_4 + D_5 + D_6 + D_7$$

$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_1 + D_3 + D_5 + D_7$$

Where D_0 is not represented in any expression hence it is don't care



(23)

Entily O to B Encoded is

Port (D[7] : in Std-logic (7 downto 0);
 A,B,C : out Std-logic);

End O to B Encoded;

~~Architecture~~ Architecture dataflow of O to B Encoded is

begin

A <= $(D[4] \& D[5] \& D[6] \& D[7])$;

B <= $(D[2] \& D[3] \& D[6] \& D[7])$;

C <= $(D[1] \& D[3] \& D[5] \& D[7])$;

end data flow of O to B Encoded;


(iii) Priority Encoded:-

The 74x148 is having 8-bit Priority Encoder with the logic symbol

Priority Encoded: (4-bit)

In Priority Encoder if two or more op's are equal to '1' at the same time, the op having the highest priority will take

Precedence



D ₀	D ₁	D ₂	D ₃	Y ₁	Y ₀	Z
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

(94)

From the truth table assume that D_0 has lowest Priority and D_3 has highest Priority the dp's of y_1 and y_0 are dp bits that identifies the highest Priority dp set of '1'. The dp 'z' is chosen such that it is '1' when at least one dp bit is '1'; otherwise it is set '0'. From truth table if $D_3 = 1$ then the dp $y_1, y_0 = 11$. This is due to the highest Priority of D_3 and the values of D_0, D_1 , and D_2 are irrelevant in this case and has been indicated by 'X' in the truth table. The second row when $D_2 = 1$, the dp are $y_1, y_0 = 10$ but only when $D_3 = 0$. Similarly if D_1 causes the dp's to be set to $y_1, y_0 = 00$ only when $D_3 = 0$. Similarly if $D_0 = 0$ is asserted.

K-map from the truth table

$$y_0 = D_3 + D_1 \cdot \overline{D_2}$$

$$y_1 = D_2 + D_3 \cdot \overline{D_1}$$

$$z = D_0 + D_1 + D_2 + D_3$$

		for y_0				
		$D_2 D_3$	00	01	11	10
$D_0 D_1$	00	X	1	1	0	
		1	1	1	0	
	01	1	1	1	0	
		0	1	1	0	
	10	0	1	1	0	
		0	1	1	0	

		for y_1				
		$D_2 D_3$	00	01	11	10
$D_0 D_1$	00	X	1	1	1	1
		0	1	1	1	1
	01	0	1	1	1	1
		0	1	1	1	1
	10	0	1	1	1	1
		1	1	1	1	1

Q) Write a VHDL Program of Priority Encoder (4-to-2) using dataflow style.

```

library ieee;
use ieee.std_logic.all;
entity PriorityEncoder is
    port (D : in std_logic_vector(3 downto 0);
          Y : out std_logic_vector(1 downto 0);
          Z : out std_logic);
end Priority;

```

Architecture dataflow of Priority encoder is

```


begin
    Y<= "11" when D(3)='1' else

```

$y_1 = "10"$ when $D(2) = 1$ else
 $y_1 = "01"$ when $D(1) = 1$ else
 $y_1 = "00"$ when others;
 $Z = "0"$ when $D = 0000$ else;
End Priority;

* Priority Encoder IC (74xx148) :-

(25)



\bar{E}_3	\bar{E}_2	\bar{E}_1	\bar{E}_0	\bar{I}_0	\bar{I}_1	\bar{I}_2	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	\bar{A}_2	\bar{A}_1	\bar{A}_0	G_0	E_0
1	X	X	X	X	X	X	X	X	X	X	X	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
0	X	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0
0	X	X	0	1	1	1	1	1	1	1	1	1	0	1	0	0
0	X	X	X	0	1	1	1	1	1	1	1	1	0	0	0	0
0	X	X	X	X	0	1	1	1	1	1	1	1	0	1	0	0
0	X	X	X	X	X	0	1	1	1	1	1	1	0	1	0	0
0	X	X	X	X	X	X	0	1	1	1	1	1	0	0	0	0
0	X	X	X	X	X	X	X	0	1	1	1	1	0	0	0	0



It is an 8-to-3 Priority Encoder. It accepts data from 8-active low inputs and provides a binary representation on three active low d's ($\bar{A}_2, \bar{A}_1, \bar{A}_0$) ; \bar{E}_3 is active low enable d

A Group Select (G) (Not Something (S) Group signal (\bar{G}_S) is asserted when device is enabled and one (or) more of $\bar{I}P$ to Encodes are active. (26)

Enable $\bar{I}P$ (E_0) is an active low signal that can be used to Cascade several Priority Encoder device to form a larger Priority

Encoding System. When all the $\bar{I}P$ are high i.e. none of $\bar{I}P$ is active the E_0 goes low indicating that no priority event connected to the E_0 is connected to (E_1) IC is present in Cascade Priority Encoder if the next lower priority encoder.


(iv) Decimal to BCD Encoder ($74XX147$) :- (basically 10 $\bar{I}P$)
It has 9 $\bar{I}P$ lines and 4 IOP lines both $\bar{I}P$ & IOP are asserted active low. In this there are no $\bar{I}P$ lines for decimal zero so we consider only 9 $\bar{I}P$ lines



27

Decimal	K_0	K_1	K_2	K_3	K_4	K_5	K_6	K_7	K_8	K_9	\bar{D}	\bar{C}	\bar{B}	\bar{A}
0	0	0	1	1	1	1	1	1	1	1	1	1	1	0
1	X	X	0	1	1	1	1	1	1	1	1	1	0	1
2	X	X	X	0	1	1	1	1	1	1	1	1	0	0
3	X	X	X	0	1	1	1	1	1	1	1	0	0	1
4	X	X	X	X	0	1	1	1	1	1	1	0	1	0
5	X	X	X	X	X	0	1	1	1	1	1	0	1	0
6	X	X	X	X	X	X	0	1	1	1	1	0	0	1
7	X	X	X	X	X	X	X	0	1	1	1	0	0	0
8	X	X	X	X	X	X	X	X	0	1	0	1	1	1
9	X	X	X	X	X	X	X	X	X	0	0	1	1	0

Design a Priority Encoder for 16-to-16 using two 74x148 Encoders.



(28)

* VHDL Program for above 8-Priority Encoder : (7x148) IC

```
library IEEE;  
use IEEE.STD_LOGIC_1164.all;  
use IEEE.STD_LOGIC_UNSIGNED.all;
```

entity Priority_Encoder_7x148 is

Port (EI_L : in STD_LOGIC ;

I[7]L : in STD_LOGIC_VECTOR (7 downto 0) ;

A_L : out STD_LOGIC_VECTOR (2 downto 0) ;

GS_L : out STD_LOGIC ;

E0_L : out STD_LOGIC);

end Priority_Encoder_7x148 ;

Architecture behavioral of Priority_Encoder_7x148 is

```
signal EI , GS , E0 : STD_LOGIC ;
```

```
signal I[7] : in STD_LOGIC_VECTOR ( 7 downto 0 ) ;
```

```
A... : out STD_LOGIC_VECTOR ( 2 downto 0 ) ;
```

begin

Process (EI_L , I[7]_L)

```
begin if EI_L = '1' ;
```

```
if I[7] = '1' then A_L = "111" ; GS_L = '1' ;
```

```
elsif I[6] = '1' then A_L = "110" ; GS_L = '1' ;
```

```
elsif I[5] = '1' then A_L = "101" ; GS_L = '1' ;
```

```
elsif I[4] = '1' then A_L = "100" ; GS_L = '1' ;
```

```
elsif I[3] = '1' then A_L = "011" ; GS_L = '1' ;
```

```
elsif I[2] = '1' then A_L = "010" ; GS_L = '1' ;
```

```
elsif I[1] = '1' then A_L = "001" ; GS_L = '1' ;
```

```
elsif I[0] = '1' then A_L = "000" ; GS_L = '1' ;
```

```
else E0_L = '0' ; GS_L = '0' ;
```

end if ;

(29)

```

If EI_L = '0'; else
  A_L = "000"; GS_L = '0'; EO_L = '0';
End If;
I[3]_L <= not I[3]; AK = not A;
EI_L <= not EI;
EO_L <= not EO;
GS_L <= not GS;
End Process;
End behavioral;

```

x) VHDL Program for two 74x148 Priority Encoder :- (16-9)

~~Priority IEEE;~~
~~use ieee. std_logic_1164.all;~~
~~entity Priority two 74x148 is~~
~~Port (EI_L : in std_logic;~~
 ~~I[7]_L : in std_logic_vector (7 down to 0);~~
 ~~J[7]_L : in std_logic_vector (4 down to 0);~~
 ~~EO_L : inout std_logic; GS1, GS2 : in out std_logic;~~
 ~~A_L : Buffer std_logic_vector (2 down to 0);~~
 ~~B_L : Buffer std_logic_vector (2 down to 0));~~
 ~~R : out std_logic_vector (3 down to 0);~~
 ~~RGs : out std_logic));~~

~~End Priority two 74x148;~~

~~Architecture behavioral of Priority two 74x148 is~~

```

begin
  signal : EI, I[7], J[7], EO, A, B : std_logic;
begin
  Process ( EI_L, I[7], J[7] )

```

~~begin~~

~~If EI_L = '1'~~

~~If I[7] = 1 then A_L = "111"; GS1 = '1'~~

Elsif $I[6] = '1'$ then $A_L = "110"$; $GS_L = '1'$;
 Elsif $I[5] = '1'$ then $A_L = "101"$; $GS_L = '1'$;
 Elsif $I[4] = '1'$ then $A_L = "100"$; $GS_L = '1'$;
 Elsif $I[3] = '1'$ then $A_L = "011"$; $GS_L = '1'$;
 Elsif $I[2] = '1'$ then $A_L = "010"$; $GS_L = '1'$;
 Elsif $I[1] = '1'$ then $A_L = "001"$; $GS_L = '1'$;
 Elsif $I[0] = '1'$ then $A_L = "000"$; $GS_L = '1'$;
 Else $GS_L = '0'$; $F_0 = '1'$;
 End if;
 If $F_0 = '1'$

(30)

* VHDL Program for Priority Encoder 16 bit (74x148 IC's)

library IEEE;

use IEEE.STD_LOGIC_1164.all;

Entity P0_Encoder is

Port (EI : in STD_LOGIC;
 I : in STD_LOGIC_VECTOR (15 downto 0);
 A : out STD_LOGIC_VECTOR (3 downto 0);
 GS : out STD_LOGIC);

End P0_Encoder;

Architecture behavioral of P0_Encoder is

begin

Process (EI, I)

begin

If $EI = '0'$ then

of $I[15] = "XXXXXXXXXXXXXX0"$ then ~~A = "0000"; GS = '0'~~

~~A = "0000"; GS = '0'~~

~~A = "0001"; GS = '0'~~

Elself $I[14] = "XXX XXX XXX XXX XXXX01"$ then ~~A = "0010"; GS = '0'~~

~~A = "0010"; GS = '0'~~

Elself $I[13] = "XXXX X XXX X XXX X XXXX0"$ then ~~A = "0011"; GS = '0'~~

~~A = "0011"; GS = '0'~~

Elself $I[12] = "XXXX X XXX X XXX X XXXX01111"$ then ~~A = "0100"; GS = '0'~~

~~A = "0100"; GS = '0'~~

Elself $I[11] = "XXXXXXX XXXX0111111"$ then ~~A = "0101"; GS = '0'~~

~~A = "0101"; GS = '0'~~

Elself $I[10] = "XXXXXXX XXXX011111111"$ then ~~A = "0110"; GS = '0'~~

~~A = "0110"; GS = '0'~~

Elself $I[9] = "XXXXXXX XXXX01111111111"$ then ~~A = "0111"; GS = '0'~~

```

    Elsif I[8] = "xxxxxxxx01111111" then A = "0111";
    Elsif I[7] = "xxxxxxxx01111111" then A = "1000";
    Elsif I[6] = "xxxxxx01111111" then A = "1001";
    Elsif I[5] = "xxx0111111111" then A = "1010";
    Elsif I[4] = "xx011111111111" then A = "1011";
    Elsif I[3] = "x01111111111111" then A = "1100";
    Elsif I[2] = "0111111111111111" then A = "1101";
    Elsif I[1] = "1111111111111111" then A = "1110";
    Elsif I[0] = "1111111111111111" then A = "1111";
    Else If E1 = '1' then I[7] = "xxxxxxxxxxxxxxx" then
        A = "1111"; GS = '1'; E0 = '1';

```

End if;

End Process;

End behavioral;

*) VHDL Program of Priority Encoder using (7x118) using datflow?

*) Design a '10' to '4' Encoder with 9p 1 out of 10 code and
9p's in BCD. Provide the datflow style of VHDL Program?

Std.	Grade	A ₀	B ₀	C ₀	D ₀	E ₀	F ₀	G ₀	H ₀	I ₀	J ₀	K ₀	L ₀	M ₀	N ₀	
		8	7	6	5	4	3	2	1	0						
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0
	1	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1
	1	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0
	1	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0
	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0
	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1
	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1
	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1
	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1

map


$$W = I + J$$

$$X = E + F + G + H$$

$$Y = C + D + G + H$$

$$Z = B + D + F + H + J$$

logic diagram:-



VHDL Program:- (dataflow).

```

library IEEE;
use IEEE. STD-LOGIC-1164.all;
entity Encoder_10x4 is
port (a,b,c,d,e,f,g,h,i,j : in STD-LOGIC;
      w,x,y,z : out STD-LOGIC);
end encoder_10x4;
  
```

End encoder_10x4;

Architecture dataflow of encoder_10x4 is

begin

with a,b,c,d,e,f,g,h,i,j, select &

$$w \leftarrow (i \oplus j);$$

$$x \leftarrow (e \oplus f \oplus g \oplus h);$$


$$y \leftarrow (c \oplus d \oplus g \oplus h);$$

$$z \leftarrow (b \oplus d \oplus f \oplus h \oplus i);$$

End dataflow;

* Implement the 4 input to 5 output Priority Encoder using 74×148 and gates.

33



* A mechanical disk rotates in a circle in different positions. (34)
 two successive positions differ with an angle of 15° . Provide an encoding mechanism for every position of the disk. The disk in the mechanical system has this encoded information to detect the exact position. Design a decoder with an enable input to identify the position of the disk.

Sol: one disk rotation = 360°
 200 positions differ with an angle = 15°
 total position = $\frac{360^\circ}{15^\circ} = 24$ positions.

