```
when "1101"=> g <= "1011";
--vhdl code for B2G code converter using data-flow
model.
                                                                                 when "1110"=> g<="1001";
library IEEE;
                                                                                 when "1111"=> g<="1000";
use IEEE.STD LOGIC 1164.all;
                                                                                 when others=> null:
entity b2g is
                                                                                 end case;
                a: in STD_LOGIC;
                                                                                 end process;
        port(
                b: in STD LOGIC;
                                                                                 end b2g_beh;
                c: in STD_LOGIC;
                d: in STD LOGIC;
                                                                --vhdl code for B2G code converter using structural
                 w: out STD LOGIC;
                                                                style model.
                x : out STD_LOGIC;
                                                                library IEEE;
                                                                use IEEE.STD LOGIC 1164.all;
                y: out STD LOGIC;
                z: out STD_LOGIC
                                                                entity b2g is
                                         );
end b2g;
                                                                                 a: in STD LOGIC;
                                                                         port(
architecture b2g_data of b2g is
                                                                                 b: in STD LOGIC;
begin
                                                                                 c: in STD_LOGIC;
                                                                                 d: in STD_LOGIC;
        w \le a;
        x \le a \text{ xor } b;
                                                                                 w: out STD_LOGIC;
        v \le b \text{ xor } c;
                                                                                 x : out STD_LOGIC;
        z \le c xor d;
                                                                                 y: out STD_LOGIC;
end b2g data;
                                                                                 z: out STD LOGIC);
                                                                end b2g;
                                                                architecture b2g_stru of b2g is
--vhdl code for B2G code converter using behavioral
model.
                                                                component xor2
                                                                        port (l,m: in Std_logic; n: out std_logic);
entity b2g is
                                                                end component;
                b: in STD LOGIC VECTOR(3 downto
                                                                component buff
                                                                        port (u: in std_logic; v:out std_logic);
0);
                g: out STD LOGIC VECTOR(3 downto
                                                                end component;
0));
                                                                for x1: buff use entity work.buff(buff);
end b2g;
                                                                        for x2: xor2 use entity work.xor2(xor2);
architecture b2g beh of b2g is
                                                                begin
begin
                                                                        x1: buff port map (a,w);
                                                                        x2: xor2 port map (a,b,x);
        process (b)
        begin
                                                                        x3: xor2 port map (b,c,y);
                                                                        x4: xor2 port map (c,d,z);
                case b is
                        when "0000"=> g<="0000";
                                                                end b2g_stru;
                        when "0001"=> g<="0001";
                        when "0010"=> g<="0011";
                                                                --vhdl code for G2B code converter using data-flow
                        when "0011"=> g<="0010";
                                                                model.
                        when "0100"=> g<="0110";
                                                                library IEEE;
                        when "0101"=> g \le 01111";
                                                                use IEEE.STD_LOGIC_1164.all;
                        when "0110"=> g<="0101";
                                                                entity g2b is
                        when "0111"=> g<="0100";
                                                                                 a: in STD LOGIC;
                                                                         port(
                        when "1000"=> g<="1100";
                                                                                 b: in STD LOGIC;
                        when "1001"=> g<="1101";
                                                                                 c: in STD LOGIC;
                        when "1010"=> g<="1111";
                                                                                 d: in STD LOGIC;
                        when "1011"=> g<="1110";
                                                                                 w: out STD LOGIC;
                        when "1100"=> g \le 1010";
                                                                                 x : out STD LOGIC;
```

```
y: out STD_LOGIC;
                                                                  --vhdl code for G2B code converter using structural
                                                                  style model.
                 z : out STD_LOGIC
                                       );
                                                                  library IEEE;
end g2b;
architecture g2b data of g2b is
                                                                  use IEEE.STD LOGIC 1164.all;
begin
                                                                  entity g2b is
                                                                                    w: in STD_LOGIC;
        w \le a;
                                                                           port(
                                                                                    x: in STD LOGIC;
        x \le a \text{ xor } b;
                                                                                    y: in STD_LOGIC;
        y \le a \text{ xor } b \text{ xor } c;
        z \le a \text{ xor } b \text{ xor } c \text{ xor } d;
                                                                                    z: in STD_LOGIC;
                                                                                    a: out STD LOGIC;
end g2b_data;
                                                                                    b : out STD_LOGIC;
--vhdl code for G2B code converter using behavioral
                                                                                    c: out STD LOGIC;
model.
                                                                                    d: out STD_LOGIC);
                                                                  end g2b;
entity g2b is
                                                                  architecture g2b_stru of g2b is
                 g: in STD_LOGIC_VECTOR(3 downto
                                                                  component xor2
         port(
0);
                                                                          port (l,m: in Std_logic; n: out std_logic);
                 b: out STD_LOGIC_VECTOR(3 downto
                                                                  end component;
0));
                                                                  component buff
end g2b;
                                                                          port (u: in std_logic; v:out std_logic);
architecture g2b beh of g2b is
                                                                  end component;
begin
                                                                  for x1: buff use entity work.buff(buff);
                                                                          for x2: xor2 use entity work.xor2(xor2);
        process (g)
        begin
                                                                  begin
                                                                          x1: buff port map (w,a);
                 case b is
                         when "0000"=> b<="0000";
                                                                          x2: xor2 port map (w,x,b);
                         when "0001"=> b<="0001":
                                                                          x3: xor2 port map (x,y,c);
                         when "0011"=> b<="0010";
                                                                          x4: xor2 port map (y,z,d);
                         when "0010"=> b<="0011";
                                                                  end g2b stru;
                         when "0110"=> b <= "0100";
                         when "0111"=> b<="0101";
                                                                  --vhdl code for Bcd-2-excess3 code converter using data-
                         when "0101"=> b <= 0110";
                                                                  flow model.
                         when "0100"=> b \le 0.111";
                                                                  library IEEE;
                         when "1100"=> b \le 1000";
                                                                  use IEEE.STD LOGIC 1164.all;
                         when "1101"=> b \le 1001";
                         when "1111"=> b<="1010";
                                                                  entity bcd_3 is
                         when "1110"=> b<="1011";
                                                                           port(
                                                                                    a: in STD_LOGIC;
                         when "1010"=> b<="1100";
                                                                                    b: in STD LOGIC;
                         when "1011"=> b<="1101";
                                                                                    c: in STD LOGIC;
                         when "1001"=> b<="1110";
                                                                                    d: in STD LOGIC;
                         when "1000"=> b<="1111";
                                                                                    w: out STD LOGIC;
                         when others=> null;
                                                                                    x : out STD_LOGIC;
                 end case;
                                                                                    y: out STD LOGIC;
                 end process;
                                                                                    z : out STD_LOGIC );
end g2b_beh;
                                                                  end bcd 3;
                                                                  architecture bcd_xce3_data of bcd_3 is
                                                                  begin
                                                                          w \le a or (b and c) or (b and d);
```

```
x<= (not b and c)or (not b and d)or (b and not c
                                                                end bcd_excess;
and not d):
        y<=(c and d)or (not c and not d);
                                                                 architecture bcd_exces_stru of bcd_excess is
        z \le not d:
end bcd_xce3_data;
                                                                 component or 2
                                                                 port(m1,m2: in std_logic; m3: out std_logic);
--vhdl code for Bcd-2-excess3 code converter using
                                                                 end component;
behavioral model.
                                                                 component and2
library IEEE;
                                                                 port(x,y: in std_logic; z: out std_logic);
use IEEE.STD_LOGIC_1164.all;
                                                                 end component;
entity bcd_excess is
                                                                 component inv_1
        port( b : in STD_LOGIC_VECTOR(3 downto 0);
                                                                 port(e: in std_logic; f: out std_logic);
excess3 : out STD_LOGIC_VECTOR(3 downto 0) );
                                                                end component;
end bcd excess;
                                                                 for x1: or2 use entity work.or2(or2);
                                                                 for x5: inv_1 use entity work.inv_1(inv_1);
architecture bcd_excess_beh of bcd_excess is
                                                                 for x8: and2 use entity and2(and2);
begin
                                                                 signal a1,a2,a3,a4:std_logic;
                                                                 signal n1,n2,n3: std_logic;
        process (b)
        begin
                                                                         begin
                case b is
                                                                         x1: or2 port map (a,a1,w);
when "0000"=>excess3<="0011";
                                                                         x2:or2 port map (a2,a3,x);
when "0001"=>excess3<="0100";
                                                                         x3:or2 port map (n2,a4,y);
when "0010"=>excess3<="0101";
                                                                         x4: or2 port map (c,d,n3);
when "0011"=>excess3<="0101":
                                                                         x5:inv 1 port map (d,z);
when "0100"=>excess3<="0111";
                                                                         x6:inv_1 port map (b,n1);
when "0101"=>excess3<="1000":
                                                                         x7:inv 1 port map (n3,n2);
when "0110"=>excess3<="1001";
                                                                         x8: and2 port map (b,n3,a1);
when "0111"=>excess3<="1010";
                                                                         x9: and2 port map (n1,n3,a2);
when "1000"=>excess3<="1011";
                                                                         x10: and 2 port map (b,n2,a3);
when "1001"=>excess3<="1100";
                                                                         x11: and2 port map (c,d,a4);
when "1010"=>excess3<="1110";
                                                                         end bcd exces stru;
when others => null;
        end case;
                                                                 --VHDL Code for parity generator using behavioral
        end process;
                                                                model.
end bcd_excess_beh;
                                                                 library IEEE;
--vhdl code for Bcd-2-excess3 code converter using
                                                                 use IEEE.STD_LOGIC_1164.all;
structural style model.
                                                                 entity parity is
library IEEE;
                                                                 port(d : in STD_LOGIC_VECTOR(3 downto 0);
use IEEE.STD LOGIC 1164.all;
                                                                par even : out STD LOGIC;
entity bcd excess is
                                                                 par_odd : out STD_LOGIC);
port(
        a: in STD LOGIC;
                                                                 end parity;
        b: in STD LOGIC;
                                                                 architecture parity of parity is
        c: in STD LOGIC;
                                                                 begin
        d: in STD LOGIC;
                                                                p1:process(d)
        w: out STD LOGIC;
                                                                begin
        x: out STD LOGIC;
                                                                case d is
        y: out STD LOGIC;
                                                                 when "0000"=> par even<='0';par odd<='1';
        z: out STD LOGIC);
                                                                 when "0001"=> par even<='1'; par odd<='0';
```

```
when "0010"=> par_even<='1'; par_odd<='0';
                                                                  d3: in STD_LOGIC;
when "0011"=> par even<='0'; par odd<='1';
                                                                  parity even: inout STD LOGIC;
when "0100"=> par_even<='1'; par_odd<='0';
                                                                 parity_odd : out STD_LOGIC );
when "0101"=> par even<='0'; par odd<='1';
                                                                 end parity gen stru;
when "0110"=> par_even<='0'; par_odd<='1';
when "0111"=> par_even<='1'; par_odd<='0';
                                                                  architecture parity_gen_stru of parity_gen_stru is
when "1000"=> par even<='1'; par odd<='0';
                                                                 component xor2
when "1001"=> par_even<='0'; par_odd<='1';
                                                                  port(a,b: in std_logic; c: out std_logic);
when "1010"=> par_even<='0'; par_odd<='1';
                                                                 end component;
when "1011"=> par_even<='1'; par_odd<='0';
                                                                  component inv
when "1100"=> par_even<='0'; par_odd<='1';
                                                                  port (i: in std_logic; j: out std_logic);
when "1101"=> par_even<='1'; par_odd<='0';
                                                                  end component;
when "1110"=> par_even<='1'; par_odd<='0';
                                                                  for x1: xor2 use entity work.xor2(xor2);
when "1111"=> par_even<='0'; par_odd<='1';
                                                                  for i1: inv use entity work.inv(inv);
when others=> null;
                                                                  signal d4,d5: std_logic;
end case;
                                                                  begin
end process;
                                                                 x1: xor2 port map (d0,d1,d4);
end parity;
                                                                  x2: xor2 port map (d4,d2,d5);
                                                                  x3: xor2 port map (d5,d3,parity_even);
--VHDL Code for parity generator using data flow
                                                                 i1: inv port map (parity_even ,parity_odd);
                                                                  end parity gen stru;
```

## model.

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity parity gen data is
port( d0 : in STD_LOGIC;
d1: in STD LOGIC;
d2: in STD LOGIC;
d3: in STD_LOGIC;
parity even: inout STD LOGIC;
parity_odd : out STD_LOGIC );
end parity gen data;
architecture parity_gen_data of parity_gen_data is
signal d4,d5: std logic;
begin
d4 \le d0 \text{ xor } d1;
d5 \le d4 \text{ xor } d2;
parity even <= d5 xor d3;
parity_odd <= not parity_even;</pre>
end parity_gen_data;
```

## --VHDL Code for parity generator using structural style model.

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity parity_gen_stru is
port( d0 : in STD_LOGIC;
d1: in STD LOGIC;
d2: in STD LOGIC;
```

## -- VHDL Code for parity checker(even-parity) using data flow model.

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity perity_checker is
port(d3:in STD LOGIC;
d2: in STD_LOGIC;
d1: in STD LOGIC;
d0: in STD LOGIC;
parity_even : in STD_LOGIC;
parity even checker: out STD LOGIC);
end perity_checker;
architecture perity_checker of perity_checker is
signal d4,d5,d6: std logic;
begin
d4 \le d3 \text{ xor } d2;
d5 \le d4 \text{ xor } d1;
d6 \le d5 \text{ xor } d0;
parity even checker <= d6 xor parity even;
end perity_checker;
```