

# **DIGITAL INTEGRATED CIRCUITS ANALYSIS**

**ELECTRONICS & COMMUNICATION ENGINEERING**

**unit- 3 & 4**

## **HAND NOTES**

**BY:**

**P.RAJESH** M.TECH.,

**ASSISTANT PROFESSOR**

**EMAIL:** rajesh.crit@gmail.com

**ph:** 9989786119

**9985786099**

**CRIT COLLEGE OF ENGG & TECHNOLOGY**

**ANANTAPURAMU**

## Unit - 6

U-6 → ①

### The VHDL Hardware Description Language :-

HDL :- (Hardware Description Language which describes the hardware of digital systems).

#### VHDL :-

Normally HDL's available many. we will focus on HDL, which is IEEE (Institute of Electrical and Electronics Engineering).

VHDL - very High speed IC Hardware Description Language.

#### Library :-

The VHDL compiler stores all information about the process and the place whole of stores the information is known as VHDL library.

The IEEE standard library is

Library IEEE;

In IEEE standard 1164 package it can be written

use IEEE.STD\_LOGIC\_1164.ALL;


Where IEEE indicates the name of Library

STD\_LOGIC\_1164 → indicates the file name

ALL → indicates Compiler to use all definitions in that file.

## \*> VHDL Program Structure :-

The Principle of Structured Programming are used in VHDL design gives VHDL Program file structure. In the text file of VHDL Program, the Entity and Architecture are separated.



## \*> Data flow Design Elements of VHDL :-

The process of representing a circuit in terms of flow of data is known as data flow design.

The data flow design elements are

- 1) Concurrent signal - assignment statement
- 2) Conditional signal - assignment statement
- 3) Selected signal - assignment statement.

## \*> Concurrent signal - assignment statement :-

A concurrent signal assignment statement is used to assign a value to a signal in an architecture body.

Syntax:-

Signal-name <= Expression ;


We should read as "Signal name gets Expression".

$\alpha-6 \rightarrow 2$

The symbol  $<=$  implies an assignment of value to a signal.

The value of expression on a right hand side is computed and assigned to signal on left hand side called a target signal.

e.g.: VHDL Program for Designing Not gate in data flow style using concurrent signal assignment.



a	$y = \bar{a}$
0	1
1	0

Program:-

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
```

entity not\_gate is

```
Port (a : in STD_LOGIC;
      y : out STD_LOGIC);
```

end not\_gate;

architectural data flow of NOT-gate is

begin

$y <= \text{Not } a;$

end data flow;

## 2) Conditional Signal Assignment Statement

" " " selects different value  
for target signal based on specified conditions.

Syntax :-


Signal-name <= Expression when boolean expression Else;  
" " " " ;

Expression when boolean expression Else;

Expression ;

Eg:- VHDL Program for AND gate data flow using Conditional

Signal statement :-



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Program:-

Library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity ~~gate~~ and\_gate is

Port ( a : in STD\_LOGIC;

b : in STD\_LOGIC;

y : out STD\_LOGIC);

end and\_gate;

Architecture dataflow of ~~and\_gate~~ is

begin y<=1 when a='1' and b='1' else '0'

end data flow;


architecture of data flow Mux 4x1 is

with 'S' select

```
y <= d(0) when "00";  
d(1) when "01";  
d(2) when "10";  
d(3) when "11";
```

end data flow;

Q) write a VHDL Program for 3-to-1 AND gate on data flow style?



Program:-

Library IEEE;

use IEEE.Std-logic-1164.ALL;

use IEEE.Std-logic-ARITH.ALL;

use IEEE.Std-logic-UNSIGNED.ALL;

entity AND-gate is

```
Port ( A : in Std-logic;  
      B : in Std-logic;  
      C : in Std-logic;  
      y : out Std-logic);
```

end AND-gate;

architecture data flow of AND-gate is

begin

```
y <= A and B and C;
```

end data flow;

A	B	C	y = A.B.C
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

\*)) Libraries :-

- 1) Library ieee;
- 2) use ieee.std\_logic\_1164.all;
- 3) use ieee.std\_logic\_arith.all;
- 4) use ieee.std\_logic\_signed.all;
- 5) use ieee.std\_logic\_unsigned.all;

\*)) Data types :-

- 1) bit values "0", "1"
- 2) boolean values : TRUE, FALSE
- 3) integer values -231 to +231-1)
- 4) std\_logic\_vector (n down to 0);
- 5) std\_logic\_vector (0 up to n);

\*)) VHDL features :-

1) Case sensitivity :-

↳ INPUTA & InputA, inputa all refer to same variables

2) Comments :-

↳ "--" until end of the line

3) Statements are terminated by ;

4) Signal assignment :

<=

5) User defined names :

↳ letters, numbers, underscores("-")

↳ start with a letter.

## \*> Syntax of architecture :-

Architecture - name of entity-name is  
Architecture

type declaration

signal declaration

constant declaration

function declaration

procedure declaration

component declaration

begin

Concurrent - Statement

⋮

Concurrent - Statement

end architecture - name;

## \*> Definitions of VHDL std-logic type :-

type ~~STD\_~~ ~~LOGIC~~ is STD-LOGIC is ("U" - uninitialized)

'X' - forcing unknown

'0' - forcing 0

'1' - forcing 1

'Z' - High Impedance

'W' - weak unknown

'L' - weak 0


'H' - weak 1

'-' → Don't care


);

Write a VHDL Program for Logic gates using vector statements?


u-6 (5)




A	y
0	1
1	0




A	B	$y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1



A	B	$y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1




A	B	$y = \bar{A} \cdot \bar{B}$
0	0	1
0	1	1
1	0	1
1	1	0



A	B	$y = \bar{A} + \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0



A	B	$y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0



A	B	$y = \bar{A} \oplus \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	1

## VHDL Program:-

```

Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ARITH_ALL;

entity Logic_gates is
    Port (a, b : in STD_LOGIC;
          y : out STD_LOGIC_VECTOR (b downto 0));
end logic_gates;

```


architectural data flow of logic\_gates is

begin

- y(0)  $\leftarrow \text{not } a;$
- y(1)  $\leftarrow a \oplus b;$
- y(2)  $\leftarrow a \text{ and } b;$
- y(3)  $\leftarrow a \text{ nand } b;$
- y(4)  $\leftarrow a \text{ nor } b;$
- y(5)  $\leftarrow a \text{ xor } b;$
- y(6)  $\leftarrow a \text{ xnor } b;$

end data flow;

\* Write a Program for full adder circuit using data flow?



VHDL Program:-

```

library IEEE;
use IEEE.Std-logic_1164.all;
use IEEE.Std-logic_Arith.all;
use IEEE.Std-logic_UNSIGNED.all;

```

entity full-adder is

```

port (cin, A, B : in Std-logic;
      S, cout : out Std-logic);

```

end full-adder;

architecture dataflow of full-adder is

begin

sum <= A xor B xor cin;

carry <= (A and B) or (B and cin) or (cin and A);

end dataflow;

\* write VHDL program for Half Adder using data flow?

Program:-

```

library IEEE;

```

```
use IEEE.Std-logic_1164.all;
```

```
use IEEE.Std-logic_Arith.all;
```

```
use IEEE.Std-logic_UNSIGNED.all;
```

entity Half-Adder is

```
port (A : in Std-logic;
```

```
B : in Std-logic;
```

```
S, cout : out Std-logic);
```


end Half-Adder;

architecture dataflow of Half-Adder is

begin

sum <= A xor B;

carry <= A and B;



A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

\* Write a VHDL Program for function

$$f_1 = \overline{ab} + \overline{de}$$

$$f_2 = a + b + c$$

Program:-

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity function is;
    port (a,b,c,d,e : in std_logic;
          f1,f2 : out std_logic);
end function;
```

Architectural data flow of function is

```
begin
    f1 <= (not a and b) or (d and e);
    f2 <= a or b or c;
end data flow;
```

\* Write a VHDL Program for Prime number detector?

sol

Decimal	A	B	C	D	Q	
0	0	0	0	0	0	
1	0	0	0	1	1	
2	0	0	1	0	1	
3	0	0	1	1	1	
4	0	1	0	0	0	
5	0	1	0	1	1	
6	0	1	1	0	0	
7	0	1	1	1	0	
8	1	0	0	0	0	
9	1	0	0	1	0	
10	1	0	0	1	0	
11	1	0	1	0	0	
12	1	0	1	1	0	


K-map

		00	01	11	10
		CD	AB		
CD	AB	0	1, 1	1, 3	1, 2
	00	0	4, 5	1, 7	6
	01	12, 13	1, 15	15, 14	
	11	8	9, 11	11, 10	
	10				

A=1  
A=0  
 $4-b(+) \quad 4-b(-)$

ABCD	0101
	1101
	BED
	0010
	0011
	0101
	0111
	0010
	ABC'D
	ABC'D

$$y = \bar{B}\bar{C}D + \bar{A}D + \bar{A}\bar{B}C + \bar{B}CD$$



VHDL Program:-

Concurrent assignment Statement

```

library IEEE;
use IEEE.Std-logic_1164.all;
use IEEE.Std-logic_ARITH.all;
use IEEE.Std-logic_UNSIGNED.all;

entity Prime_number_detector is
Port ( A,B,C,D : in Std-logic;
       y : out Std-logic );
end Prime_number_detector;
```

Architecture dataflow of Prime number detector is  
begin.

signal  $S_1, S_2, S_3, S_4 : \text{std-logic};$

begin

$S_1 \leftarrow \text{not } A \text{ and } D;$

$S_2 \leftarrow \text{not } A \text{ and not } B \text{ and } C;$

$S_3 \leftarrow B \text{ and not } C \text{ and } D;$

$S_4 \leftarrow \text{not } B \text{ and } C \text{ and } D;$

$y \leftarrow S_1 \text{ and } S_2 \text{ or } S_3 \text{ and } S_4;$

end data flow;

\* write VHDL Program for Prime detector using Conditional signal assignment statement?

Program :-

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
entity prime_number_detector is;
Port (A,B,C,D : in STD-LOGIC;
      y : out STD-LOGIC);
end prime_number_detector;
```

end prime number detector;

Architecture dataflow of prime detector is

signal  $S_1, S_2, S_3, S_4 : \text{std-logic};$

begin.

$S_1 \leftarrow 1' \text{ when } A = 0' \text{ and } D = 1' \text{ else } 0';$

$S_2 \leftarrow 1' \text{ when } B = 0' \text{ and } A = 0' \text{ and } C = 1' \text{ else } 0';$

$S_3 \leftarrow 1' \text{ when } B = 1' \text{ and } C = 0' \text{ and } D = 1' \text{ else } 0';$

$S_4 \leftarrow 1' \text{ when } B = 0' \text{ and } C = 1' \text{ and } D = 1' \text{ else } 0';$

$y \leftarrow S_1 \text{ and } S_2 \text{ and } S_3 \text{ and } S_4;$

end data flow;

\*> Write a VHDL Program for prime detector using selected signal assignment statements?

Program:-

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD.LOGIC - ARITH.all;

entity prime_detector is
port (a,b,c,d : in STD_LOGIC;
      y : out STD_LOGIC);
end prime_number_detector;
architecture dataflow of prime_detector is
begin
  with 'N' select
    y<=1 when '0001';
    y<=1 when '0010'|'0011'|'0101'|'0111';
    y<=1 when '1011'|'1101';
    y<=0 when others;
end dataflow;

```

\*> Behavioural Design Elements:-

VHDL is key behavioural element is the "Process". A Process is a collection of sequential statements that executes in parallel with other concurrent statements that executes in parallel with other concurrent statements and other Process.

Concurrent statements can be used anywhere that a VHDL Process statement can be used. A Process statement is introduced by key word "Process".

Syntax:-

Process ( Signal-name , Signal-name .... Signal-name )

Type declarations  
Variable declarations  
Constant declarations  
function declarations  
Procedure declarations

begin  
sequential statement  
.....  
sequential statement

end Process;

A VHDL Process is always either running (or) suspended. The signal in the process definition called the "sensitivity list". When the process runs, A process initially is suspended with signal in its sensitivity list. When the program ~~re~~ re-execution, starting with its first changes value the process ~~re~~ re-execution, starting with its first sequential state and continuing until the end.

"The Process statement describes the behavior of design using sequential statements".

Sequential statements :-

VHDL has several kinds of sequential statements as follows.

1) Signal assignment statement :-

The value of expression on RHS is assigned to LHS signal.  
which is similar syntax as concurrent version  
(Signal-name <= Expression;)

2) Variable assignment statement :-

The value of expression on RHS assigned to LHS variable

Syntax:- "variable-name : = expression;"

3) If Statement :-

If Condition is true, the corresponding set of sequential statements are executed

Syntax :-

```
if boolean-expression then sequential statement
end if;
if boolean-expression then sequential statement
end if;
```

4) else if, Statement and else if Syntax :-

Syntax :-

```
if boolean-expression then sequential-statements
end if;
if boolean-expression then sequential-statements
else sequential-statements
end if;
if boolean-expression then sequential-statements
else if boolean-expression then sequential-statements
end if;
if boolean-expression then sequential-statements
else if boolean-expression then " "
else if boolean-expression then " "
else if
else sequential-statements
end if;
```

## 5) Case Statements :-

This Statement Evaluates the given Expression finds the matching value in one of the choices and executes the corresponding sequential statements. One or more sequential statements can be written for each set of choices. The choices may take the form of a single value or multiple values separated by vertical braces {}.

Syntax :- Case ~~statement~~ expression is

when Choices  $\Rightarrow$  sequential - statements

.....  
when choices  $\Rightarrow$  sequential - statements

end Case;

Eg:- Write a VHDL Program for 8x1 Mux using if Statement?

library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity 8x1\_MUX is

Port ( D : in STD-LOGIC-VECTOR (7 down to 0);  
S : in STD-LOGIC-VECTOR (2 down to 0);  
Y : out STD-LOGIC );

end 8x1\_MUX;

Architecture multiplexer of 8x1 Mux is

begin

Process (D,S)

begin

if S="000" then Y <= D(0);

else if S="001" then Y <= D(1);


else if S="010" then Y <= D(2);

else if S="011" then Y <= D(3);

else if S="100" then Y <= D(4);

else if S="101" then Y <= D(5);

$$\begin{matrix} 3 = 2 \\ 2 \\ n = 3 \end{matrix}$$



\* Write a VHDL Program for Half-Adder using behavioural

```
library IEEE;
use IEEE.STD-LOGIC-1164.ALL;
use IEEE.STD-LOGIC-ARITH.ALL;
use IEEE.STD-LOGIC-UNSIGNED.ALL;
entity Half-Adder is
port (a, b : in STD-LOGIC;
      sum, carry : out STD-LOGIC);
end Half-Adder;
```

Architecture behavioural of Half-Adder is

```
begin
  process (a, b) -
    begin
      sum <= a xor b;
      carry <= a and b;
    end process;
  end behavioral;
```

\* Write a VHDL Program for full adder using behavioural

```
library IEEE;
use IEEE.STD-LOGIC-1164.ALL;
entity full-Adder is
port (A, B, Cin: in STD-LOGIC;
      sum, carry : out STD-LOGIC);
end full-Adder;
```

Architecture behavioural model of full-Adder is

```
begin
  process (a, b, c)
    begin
```

Sum  $s = a \text{ xor } b \text{ xor } c;$

Carry  $c = (a \text{ and } b) \text{ or } (b \text{ and } c) \text{ or } (c \text{ and } a);$

end process;


end behavioral;

\* ~~Structural design model~~

- \* Write behavioural Model VHDL Program for following function with logic diagram for functions

$$f(s) = A \oplus B \oplus C, \quad f(c) = AB + AC + BC,$$

Logic diagram:-



Program:-

```
library ieee;
use ieee.std_logic_1164.all;
```

entity function is

```
Port (A,B,C : in std_logic;
      S,C : out std_logic);
```

end function;

Architecture behavioural of function is

begin

Process (A,B,C)

begin

$S = A \text{ xor } B \text{ xor } C;$

$C = (A \text{ and } B) \text{ or } (A \text{ and } C) \text{ or } (B \text{ and } C);$

end process; end behavioural;

\* ) Write a VHDL Program for Prime detector by using Case statement ?

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity Prime_detector is
Port (a : in STD_LOGIC_VECTOR(3 down to 0);
      y: out STD_LOGIC);
end Prime-detector;
architecture behavioural of Prime_detector is
begin
  process(a)
begin
  case a is
    when "0001" then y<=1;
    when "0010" | "0011" | "0101" | "0111" | "1011" | "1101" then y<=1;
    when others then y<=0;
  end case;
end process;
end behavioural;
```

\* ) write a Program for 3-input AND gate by using Case Statement in behavioral model :

Program:-

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity AND-gate is
Port (a : in STD_LOGIC_VECTOR(2 down to 0);
      y: out STD_LOGIC);
end AND-gate;
architecture behavioural of AND-gate is
begin
  process(a)
begin
  case a is
    when "111" then y<=1;
    when others then y<=0;
  end case;
end process;
end behavioural;
```

\* Functions and Procedures :-

A VHDL function accepts a no:- of argument and returns a result similar to a function in a high level language. The type of arguments and result are to be specified in a VHDL function definition.

FUNCTION function-name

(  
 signal-names : signal-type;  
 signal-names : signal-type;  
 :  
 signal-names : signal-type;  
 )

Return return-type is

type declaration  
 Constant declaration  
 Variable declaration  
 Function declarations  
 Procedure declarations

Begin  
 Sequential statement

:

Sequential Statement

End function-name;

## \* Time Dimension :-

The VHDL provides one predefined physical type : time.  
The definition of type 'time' as given package 'STANDARD' is  
TYPE TIME IS RANGE & Implementation dependent

units;

fs ; ----- femto seconds  
ps = 1000 fs ; ----- pico seconds  
ns = 1000 ps ; ----- nano seconds  
us = 1000 ns ; ----- micro seconds  
ms = 1000 us ; ----- milli seconds  
s = 1000 ms ; ----- seconds  
min = 60 s ; ----- minutes  
hr = 60 min ; ----- hours

END units;

There are 2-key words in specify of time delay.

1. Using key word "after";
2. Using "wait" statement.

Eg:- Key word of 'After' :-

~~After~~ specifies time delay in signal assignment statement

such as Concurrent, Selected, Conditional statements.

```
library ieee;  
use ieee.std_logic_1164.all;  
entity flop_flop is  
port (D, clock : in std_logic;  
      Q : out std_logic);  
end flop_flop;
```

Architecture behavior of flip-flop is

u-6 (B)

```
begin
  process (clock)
    begin
      if clock'event AND clock = '1' then
        Q <= D after 3ns;
      end if;
    end process;
  end behavior;
```

### Key word of "Wait" Statement

Wait statement causes expression suspension of process for the time period obtained by evaluating the time expression

different types of wait statements :-

1) Wait for time expression ; -

Eg:- wait for 10 ns;

2) Wait ~~on~~ on signal ; → Eg:- wait on clk, reset ;

3) Wait until <Condition> ; → Eg:- wait until (clk'event AND CLK='1')

4) Wait .

Eg:- library ieee;

use ieee.std\_logic\_1164.all;

entity flip-flop is

Port (D, clock : in std\_logic ;

Q : out std\_logic);

end flip-flop;

Architecture Behavior of flip-flop is

```
begin
  process .
```

Program:- Library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

entity function is

Port (a,b,c,d : in STD\_LOGIC);  
f(a) : out STD\_LOGIC);

end function;

Architecture dataflow of function is

begin  
 $f(x) \leftarrow (\text{not } D) \cdot a(\text{not } B) \cdot (\text{not } A \text{ and } B \text{ and } \text{not } C) \text{ or}$   
 $(\text{not } A \text{ and } \text{not } B \text{ and } C);$

end dataflow;

\* Design the logic circuit and write a data flow style VHDL Program


for following function

$$f(y) = \sum_{A,B,C,D} (1,4,5,7,12,14,15) + d(3,11)$$

Sol

		00	01	11	10
		AB			
AB		00	1, 5	X, 3	2
	01	1, 4	1, 5	1, 7	6
11		1, 2	1, 3	1, 5	4
10		8	9	X, 11	10

$$f(y) = \bar{A}\bar{D} + B\bar{C}\bar{D} + CD + ABC$$



Program:-

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
entity function is
    port (A,B,C,D : in STD_LOGIC;
          F : out STD_LOGIC);
```

end function;

architectural data flow of function is  
 $f_L = (\text{not } A \text{ and } D) \text{ or } (C \text{ and } D) \text{ and } (B \text{ and not } C \text{ and not } D)$

$$f_L = (\text{not } A \text{ and } D) \text{ or } (C \text{ and } D) \text{ and } (B \text{ and not } C \text{ and not } D)$$

end data flow;

\* Write VHDL Program for data flow style function

$$f(y) = \prod_{i=1}^4 A_i B_i C_i D_i (1, 4, 5, 7, 9, 11, 12, 13, 15)$$

$$\text{written as } \sum_{i=1}^4 A_i B_i C_i D_i (6, 2, 3, 6, 8, 10, 14)$$

\* Structural Design model :-

The most basic of VHDL Component Statement is Component Statement.

Syntax :- Component-name Port map (Signal 1, Signal 2, ..., Signal n);

Component-name Port map (Port 1  $\Rightarrow$  Signal 1, Port 2  $\Rightarrow$  Signal 2, ...);

Syntax for Component declaration :-


```
Component Component-name
Port (signal-names : mode signal-type;
      signal-names : mode signal-type)
      .....
      signal-names : mode signal-type),
end Component;
```

- \* Design the logic circuit and write a structural style VHDL program for the following function.

$$f(Q) = \sum_{A,B,C,D} (0, 2, 5, 7, 8, 10, 13, 15) + d(11)$$

CD	00	01	11	10
AB	00	01	11	10
Q	0	1	3	2
00	0	1	3	2
01	4	5	7	6
11	8	13	15	14
10	1	9	X	10

$$f(Q) = BD + \bar{B}\bar{D}$$



## Program:-

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ARITH.ALL;

entity function is
Port (B, D : in STD_LOGIC;
      f(a) : out STD_LOGIC);
end function;

architecture structural of function is
signal F1, F2, B Bar, D Bar : in STD_LOGIC;
begin
  process (B, D)
    variable F1, F2 : STD_LOGIC;
    begin
      if (B = '1') then
        F1 := '1';
        F2 := '0';
      else
        F1 := '0';
        F2 := '1';
      end if;
      if (D = '1') then
        f(a) := F1 AND F2;
      else
        f(a) := F1 OR F2;
      end if;
    end process;
  end;
end architecture;
```

Component NOT 1

```
Port (B : in STD_LOGIC;
      y : out STD_LOGIC);
end Component;
```

Component NOT 2

```
Port (D : in STD_LOGIC;
      y : out STD_LOGIC);
end Component;
```

Component AND 1

```
Port (B, D : in STD_LOGIC;
      f1 : out STD_LOGIC);
end Component;
```

Component AND 2

```
Port (B Bar, D Bar : in STD_LOGIC;
      f2 : out STD_LOGIC);
end Component;
```

Component OR 2

```
Port (F1, F2 : in STD_LOGIC;
      f(a) : out STD_LOGIC);
end Component;
```

begin

```
N1 : NOT 1 Port map (B Bar, B);
N2 : NOT 2 Portmap (D, D Bar);
A1 : AND1 Portmap (B, D, F1);
A2 : AND2 Portmap (B Bar, D Bar, F2);
O2 : OR2 Portmap (F1, F2, f(Q));
end structural;
```

### NOT 1 Component source code

```
library IEEE;
use IEEE.STD-LOGIC-1164.ALL;
```

```
entity NOT1 is
Port (B: in STD-LOGIC;
      y: out STD-LOGIC);
```

end NOT1;

architecture data flow of NOT1 is

```
begin
      y <= NOT B;
end data flow;
```

### NOT 2 Component source code

```
library IEEE;
use IEEE.STD-LOGIC-1164.ALL;
```

```
entity NOT2 is
Port (D: in STD-LOGIC;
      y: out STD-LOGIC);
```

end NOT2;

architecture data flow of NOT2 is

```
begin
      y <= NOT D;
end data flow;
```

~~AND 1 Component data flow~~

~~Port ( B, D : in std-logic;~~  
~~F<sub>1</sub> : out std-logic);~~

~~end AND 1;~~

~~AND 2 Component data flow~~

~~Port ( N<sub>1</sub>, N<sub>2</sub> : in std-logic;~~  
~~F<sub>2</sub> : out std-logic);~~

~~OR AND 1 Component Source Code~~

library ieee;  
use ieee.std-logic-1164.all;  
entity AND 1 is  
Port ( B, D : in std-logic;  
       F<sub>1</sub> : out std-logic);

end AND 1;

Architecture data flow of AND 1 is

begin y<sub>1</sub> = B and D;  
end data flow;

~~AND 2 Component Source Code~~

library ieee;  
use ieee.std-logic-1164.all;  
entity AND 2 is  
Port ( N<sub>1</sub>, N<sub>2</sub> : in std-logic;  
       F<sub>2</sub> : out std-logic);

end AND 2;

Architecture data flow of AND 2 is

begin y<sub>2</sub> = N<sub>1</sub> and N<sub>2</sub>; end data flow;

## OR 2 Component data flow

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

Entity OR2 is

Port ( F1, F2 : in STD\_LOGIC;  
YQ : out STD\_LOGIC );

end OR2;

Architecture data flow of OR2

begin

YQ = F1 or F2;

end dataflow;