



Embedded Networking :-



Unit - 4 we have now to push information → message.



Protocol :- Specify interaction b/w the communicating entities.

Unit - 3


Ethernet Basics :-

- ↪ Elements of network
- ↪ Building of network
- ↪ Ethernet controllers → local & internet protocols.
- ↪ Cables
- ↪ Connections & network speed.
- ↪ Design choices.

⇒

Unit - 2

USB & CAN Bus



Unit - 1

Embedded Communication Protocols

- ↪ Embedded N/W
- ↪ Serial / Parallel Communication
- ↪ RS232 Standard / RS485
- ↪ Serial Comm Protocols
- ↪ synchronous serial protocols
- ↪ Interfacing (SPI / I₂C)
- ↪ PC Parallel Porting Programming → (ISA / PCI Bus protocols).

Embedded Communication Protocols:-


1) Embedded Networking :-

- Some Computers are independent units, with little need to exchange information with other computers near (or) far.
- Computers may use local interfaces such as USB (or) RS-232 to communicate with printers (or) other devices.
- But with a n/w connections a computer can reach beyond its local interfaces to send & receive information of any kind, over distance large & small, via wires & air.
- Computers of different types can communicate using n/w protocols supported by all.
- In n/w of embedded system each system can communicate with the other systems in the n/w, sharing information and sending and responding to requests as needed.

2) Elements of a Network :-

Components :-

- ① Two (or) more Computers that need to communicate with each other. i.e at least one of Computer is an embedded system, which is a device that contains a Computer dedicated to a specific task (or) a series of related tasks.
- ② A defined physical interface, to ensure that the ip of transmitting computer is compatible with the ip of receiving computer. For Ethernet n/w, the Ethernet Standard specified this interface.
- ③ Cables (or) wireless transceivers to connect the computer, Ethernet n/w.
- ④ Gated (or) wireless access point, which enables the embedded system to access a wireless n/w.




HTTP - Hypertext transfer protocol
 FTP - file transfer protocol
 SMTP - simple mail transfer protocol

- Learn to understand the need of communication in Embedded Systems
- Parallel vs serial Communication,
- Synchronous & Asynchronous transmission methods
- Serial data transmission modes.

- * An Integrated System with some dedicated function formed with micro processor units/micro controlled units interconnected with electronic/mechanical/optical components/peripherals.
- * Em.S Contains 2 main elements
 - E.m.Sys Hardware
 - Em.Sys Firmware
- * In general Communication is a activity of conveying information.
- * Means sending (or) receiving data information b/w peripherals (or) b/w MCU/MPU and peripherals.


Data Communication:-



Medium - wired (wires),

Parallel serial.

Wired Communication - Parallel:-




(*) Method of sending several streams of data simultaneously along multiple channels.

* Parallel channel may require additional signals.

- Clock signal to pace the flow of data
- Direction signal to control the direction of data flow
- Handshaking signal

* → Fast and suitable for short distance only.

Wired Communication - Serial:-



→ Method of sending data one-bit at a time sequentially over a single channel.

→ Can operate on as little as one wire, usually much more than.

* → For wider.

→ Much more common, particularly over longer distances impaired signal integrity, and transmission speeds in serial making its use common even at shorted distances.

Data transmission method:-


→ Need of synchronization.

→ Synchronous transmission method

→ Asynchronous " " "


→ Synchronous Transmission Method:-

- Data transmission is synchronized by clock.
- 2 signals are required - a pulse on one signal ~~Clock~~ strobe indicates when another bit of information is ready on other signal DATA.
- Low overhead and greatest throughput.



→ Asynchronous Transmission Methods:-


- ① Data tx is not synchronized by clock, but special signals are used along tx-medium.
- ② One signal line is enough.
- ③ Receiver uses transitions on this signal to figure out the transmission bit rate (baud rate) and timing.
- ④ Well suited for applications where messages are generated at irregular intervals.
- ⑤ Relatively slow due to added control bits.



1 - Start bit
2 - Stop bit.


* Serial Data transmission modes :-

Model directs the direction of flow of data from two communication devices.



Simplex transmission mode:-


- Data Communication is unidirectional
- Receiver cannot send the reply back to sender.



e.g. Mouse & Keyboard
only send signal to CPU
but never receive signals.

Half Duplex transmission Mode:-


Data Communication is bidirectional but only one direction is allowed at time, means the medium/channel is alternatively used by the device.



full Duplex transmission mode :-

Data Comm. is bidirectional and both directions are allowed at same time.

- Data can send as well while receiving the data




* Need for Communication Interfaces:-

- i) E.S needs to send data to a host (a PC or a workstation). The host will analyse of data and present the data through a graphical user interface.
- ii) The E.S may need to communicate with another embedded system to transmit/receive data. Providing a standard communication interface is preferable rather than providing a Proprietary interface.
- iii) A no. of E.S may need to be networked to share data. New interfaces needs to be provided in such a case.
- iv) An E.S may need to be connected to the internet so that anyone can access the embedded system.
Eg:- Real time weather monitoring system. weather monitoring system can be internet enabled - using TCP/IP protocol stack and HTTP server.
- v) mobile device such as cell phones & Palmtops needed to interact with other devices such as PC's and laptops for data synchronization.
- vi) for some E.S the software may need upgradation after it is installed in the field. The software can be upgraded through communication interface.

* Real Time Introduction:-

- Embedded & RTOS could be standalone (or) connected.
- A Real time is often composed from a number of Periodic (time triggered) and Sporadic (event triggered) tasks which communicate their result by passing messages.
- In a distributed real time systems these messages are sometimes sent between processors across a communication devices.
- To guarantee that the timing requirements of all tasks are met the communication delay b/w a sending task and receiving task is being able to access that message must be bounded.
- Control system b/w sensors and actuators via Central Computer.
- Eg:- Control system Multi processors b/w processes tasks communicating.

* Open System Interconnection :-



- i) Intended for computers
- ii) Designed to solve compatibility problem
- iii) Layers provide standard interface and services
- iv) Embedded system use some standards ideal
- v) Higher layer requires lower layer to work.




→ Layers :-

Application	- user interface	Eg:- Internet Explorer
Presentation	= data formatting	Eg:- Comprison & Encoding
Session	- handle overall Connection	Eg:- OS, Scheduling Programs.
Transport	- Ensure data transfer, error checking	Eg:- TCP
Network	- logical addressing, routing	Eg:- IP (from TCP/IP).
Data link	- prepares data for transfer, physical addressing such as Media Access Control (MAC).	
Physical	- wires and cable, hubs, repeaters.	

→ Embedded Communication:-

- ① Point to point links
 - Each node connected to every node.
 - Simple and reliable
 - Dedicated links make it easy to meet real time deadlines.
 - Costly due to many wires required.
- ② Shared media networks:-
 - nodes are connected via bus (or) other topologies
 - less wiring and hence cheaper
 - easily extensible by adding new nodes to network
 - Complex network Protocol
 - Being the system focus from now on.

Basic n/w Architectures:-



* n/w resources & Qualitative Parameters:-

→ n/w resources :-

Bandwidth

Buffel Space

Protocol efficiency (data bits / bandwidth) refers on

→ message overhead

→ media access overhead

Determinancy (Ability to calculate what will happen)

Robustness

Cost.

* Event based system:-

→ efficient use of n/w resources.

→ needs high reliability (event based data comes once in a while)

→ may need acknowledgement

→ hard to predict delay in case of overloading (e.g. alarm).

* State based system:-

→ message sent at predefined, regular intervals.

→ less efficient due to regular occupation of communication channel by nodes

→ more tolerance. missed message may be OK, since the next one

will be coming

→ transient data problem. sending node has to keep data long

enough for other to see.

e.g.: button pressed may need to be repeated.

Serial Communication Protocols - RS 232 Standards :-

(9)

- Serial Comm. is the most simplist form of Communication b/w two devices.
- RS232 is a standard by which two serial devices communicate.
- The Connection must be no longer than 50 feet.
- Fix voltages are -15V and +15V.
- It is designed for transmission of characters (of 7-bit of length).
- RS232 is an Asynchronous form of communication.
- Asynchronous communication is important because it is efficient if no data is to be sent, the connection is idle.

Logic → { logic 1 is -15V DC } when the connection is idle, the hardware ties logic voltages { logic 0 is +15V DC } the connection to logical.

(1) → How can you transmit data:-


- RS-232 Communication is dependent on a set timing speed at which both pieces of hardware communicate.
- In other way the hardware knows how long a bit should be high (or) low.
- RS232 specifies 'start' & 'stop' bits.

(2) → Sending one character:-

- This communication is dependent on the fact that both devices are sampling the bits at same rate!
- The start bit is a logical '0' sent on a line to tell other device to start sampling.
- The stop bit is always sent (per RS232 standards). logic-'1'
- The transmission rate of serial devices is called "baud rate".
- It is number of changes in signal per second.


(3) → Line sampling & framing:-

- RS232 hardware samples the line multiple times during a single bit transmission.
- If the samples don't have same voltages a framing error occurs.
- A framing error should only occur if one device is sending faster than the other device is set to receive.
- An intentional frame error can be caused by sending a "BREAK".




④ RS-232 DB-25 Pin out:-

<u>DB-25</u>	<u>function</u>	<u>Abbreviation</u>
Pin - 1	Chassis / Frame Ground	GND
P - 2	Transmitted data	TD
P - 3	Receive Data	RxD
P - 4	Request to Send	RTS
P - 5	Clear to Send	CTS
P - 6	Data Set Ready	DSR
P - 7	Signal Ground	GND
P - 8	Data Carrier Detect	DCD (RI) CD
P - 9	Transmit + (weld loop)	TD +
P - 10	Transmit - (weld loop)	TD -
Pin - 18	Received + (weld loop)	RxD +
P - 20	Data Terminal Ready	DSR
P - 22	Ring Indicator	RI
P - 25	Received - (weld loop)	RxD -



⑤ RS-232 DB-9 Pin out

Pin - 1	Data Carrier Detect	CD
P - 2	Received Data	RxD (D) RX (D) RxD
P - 3	Transmitted Data	TD (D) Tx (D) TxD
P - 4	Data Terminal Ready	DIR
P - 5	Signal Ground	GND
P - 6	Data Set Ready	DSR
P - 7	Request to Send	RTS
P - 8	Clear to Send	CTS
P - 9	Ring Indicator	RI



⑥ Connector types:-

2 types

Computer terminal equipment
(CTE)

Computer transmits on Pin - 2 &
Receives Pin 3

Data terminal equipment
(DTE)

Modern will transmit on Pin - 3
Receives on Pin - 2.

A popular way to transfer commands and data between a personal computer and a microcontroller is the use of standard interface, like the one described by protocols RS232 (older) or USB (newer). This chapter is devoted to communication conforming to RS232 protocol, the hardware for such interface is provided on board. An example will be presented showing the processing of commands received through RS232 interface, and sending of a string of numbers using the same interface.

9 The protocol RS232 defines the signals used in communication, and the hardware to transfer signals between devices. The time diagram of the typical signal used to transfer character 'A' (ASCII: 65_{10} or $0x41$) from device A to device B is given in Fig. 1, and would appear on the upper line TX \rightarrow RX between devices.





Figure 1: A signal conforming to RS232 standard

8 The standard defines voltage levels $V(0)$ to be at least $+5V$ at the transmitting end of the line TX, and can be degraded along the line to become at least $+3V$ at the receiving end of the line. Similarly voltage level $V(1)$ must be at least $-5V$ at TX, and at least $-3V$ at RX. The standard also defined the upper limit for these voltages to be up to $\pm 15V$. Logic high is transferred as $V(0)$. The microcontroller cannot handle such voltage levels, so typically a voltage level translator is inserted between the microcontroller and the connector where the RS232 signals are available. The connectors are typically so-called D9 connectors, and the electric wiring in between two connectors at devices A and B is shown in Fig. 2, for two female type connectors at both devices.

The standard defines the number of bits to be transferred within one pack, Fig. 1 right, as eight for regular transmission, and nine for special purposes. The duration Tb of each bit defines the speed of transmission and is called the baud-rate. The typical baud-rate is 9600 bits per second (Baud, Bd), and the time Tb equals $104.16\mu s$. Other baud rates are also common: 19200 Bd, 38400 Bd, 57600 Bd,




Figure 2: Wiring for RS232 communication

(9)	<u>Typically</u>	<u>Board rate :-</u>	<u>Time equal (T_B)</u>	<u>Completion time of Board rate is</u>
		9600 bits/sec (Board/Bd)	$\rightarrow 104.16 \text{ ms.}$	104.16 ms
		{ 19200 Bd 38400 Bd 57600 Bd 115200 Bd. Others not used frequently}		

→ The oscillator in RS232 circuitry operates @ 1.8MHz and it is divided by 1600 to obtain 115200 data rate.

(10) Data bits:- no: of bits tx per each character, character can have 5(0x) 6(0x1) 7(0x2) 8(0x3).

If you send ASCII character the no: of bits is 7.

~~Even Parity~~:
(11) Parity:- bit appended to the character for error checking → odd.

e.g.: - 1010110 ^(@ even) $P=0$ if even parity is used
 $\Rightarrow P=1$ if odd parity is used

i.e. device will calculate no: of bits received.

(12) Flow Control:- 1-device sends data at very fast rate and other device can not absorb the data at that rate.

→ Flow control is a protocol to stop/generate data transmission.

→ This protocol is known as handshaking.

The handshaking in RS232 using two signals
 \rightarrow RTS (Request to send)
 \rightarrow CTS (Clear to send)

→ To have software handshaking:-

→ A device can request to suspend data transmission by sending the character control S (0x13).
 \rightarrow The signal to resume data transmission is sent using the character control Q (0x11).


→ The software handshaking is also known as (XON/XOFF).

→ The software handshaking is also known as (XON/XOFF).

(13) VART :- Universal Asynchronous Rx Tx chip converts Parallel data received from the processor into serial format and send it to RS232 level shifted.

→ It also takes serial data from RS232 level shifted and convert it to parallel format.

→ The processor gives data in IEEE format not in serial format.



VART has 2-sections (Received & Transmit section)

Received section → Receives data in serial format Convert to parallel format

Transmitted section → Receives parallel Convert to serial.

→ The VART chip also adds the start bit, stop bit and parity bit.

→ RS232 specifies a distance 19.2 meters, however can achieve distance upto 100 meters using RS232 cables.



→ Data rate supported will be dependent on VART chip and clock used.

→ Most of Processors including DSP have on-chip VART IC's using MAX 3222 ; MAX 3241.

Maxim used as level shifter.

(14) Null Modem Cable Connection:-


If you want to connect 2-DTE (Data Terminal Equipments) at two PC's you need to interconnect the two RS232 ports using a null modem cable.



9-Pin Connector.

By using Hyper Terminal Program on windows, Serial communication
Parameters are set.

(14)



Programming:-

```
#include <stdio.h>
#include <string.h>
#include <unistd.h>
#include <fcntl.h>
#include <errno.h>
#include <stropts.h>
```

```
int Port_Open (void)
{
    int fd;
    fd = open ("/dev/ttys0", O_RDWR | O_NOCTTY | O_NDELAY);
    if (fd == -1)
        perror ("unable to open the port : /dev/ttys0");
    else
        fcntl (fd, F_SETFL, 0);
    return (fd);
}

void Port_Config (int fd)
{
    struct termios Settings;
    tcgetattr (fd, &Settings);
    cfsetspeed (&Settings, B9600); // Set baud rate to 9600
    cfsetospeed (&Settings, B9600);
```

Settings.c-cflag |= (CLOCAL | CREAD); // set to local mode

(15)

Settings.c-flag &= ~PARENB; // no parity bit

Settings.c-flag &= ~CSSTOPB; // two stop bit

Settings.c-cflag &= ~CSIZE; // bit mask for data bits.

Settings.c-cflag &= CS8; // 8 data bits

tcsetattr(fd, TCSANOW, &settings);

void write_data(int fd, char *c)

{

int n;

n = write(fd, c, strlen(c));

if (n < 0)

{ fputs("write() of data failed! \n", stderr);

}

void read_data(int fd)

{ char array[255];

char *ptr;

int nbytes;

ptr = array;

while ((nbytes = read(fd, ptr, array = sizeof(array) - ptr - 1)) > 0)

{ ptr += nbytes; // \n || (ptr[-1] == '\0')

if ((ptr[-1] == '\n' || (ptr[-1] == '\0'))

break;

{ *ptr = '\0';

Point f ("Received string : %s", array);

void post_close(int fd)

{ close(fd);

{ int main(void)

{ int fd;

fd = Post-open();

Post-config(fd);

write_data(fd, "Hello world");

read_data(fd);

Post-close(fd); return 0; }



RS 422, RS 423 & RS 485 :-

- In some modern equipment RS232C has been replaced by other standard that could be used at longer distances and at higher speed.
- All these can use only half duplex so works upto 1200 meters.
- RS 423 → is an unbalanced allows 1-Tx & 10 Rx at maximum distance of 1200 meters.
- Bent rate : - 110 - 115, 200. Extended upto 8000 feet / 2,400 meter. by using Repeater.



RS 485 Protocols :-

- ① Modbus RIU
- ② Optomux
- ③ PROFIBUS
- ④ DH-485


RS - 485 2-Wire :-



RS - 485 4-Wire



$RX+ \rightarrow TX+$ $RX+ \rightarrow RX+$
 $RX- \rightarrow TX-$ $RX- \rightarrow RX-$
 (GND) common



UMBC

Systems Design & Programming **Bus Interface** CMPE 310

8-Bit ISA Bus connector


Pin #	1	GND	10	CHK
2	RESET			
3	I/O9			
4	SV			
5	DRO2			
6				
7	J2V			
8	OWS			
9				
10	2ND	IO RDY	AEN	
11	MEMW			
12	MEMR			
13	IOP			
14	DACK3			
15	DRO3			
16	DACK1			
17	DRO1			
18	DACK2			
19	DRO2			
20	CLOCK			
21	IRQ7			
22	IRQ6			
23	IRQ5			
24	IRQ4			
25	IRQ3			
26	DACK2			
27	T/C			
28	AV			
29	SV			
30	OSC			
31	GND			

3-hole old D-type tangent latter.


ISA Bus Connector Contains

- 8-bit Data Bus
- Demultiplexed 20-bit address Bus
- I/O and Memory Control Signals
- Interrupt Request Lines (IRQ2->IRQ9)
- DMA channels 1-3 Control Signals
- Power, RESET and misc. signals

UMBC



UMBC



UMBC


74LS244 → Octal 3-state Buffer/Line Driver
Line Receiver

74LS374 → 3-state octal D-type transparent latches & Edge triggered flip-flops

Pin - Config.:-

- 1 → GND - ground
- 2 → RESET → Active high to Reset (as) initialize system logic
- 3 → 5V → +5V DC
- 4 → IRQ9 → Interrupt Request
- 5 → -5V → -5V DC
- 6 → DRQ2 → DMA Request #2
- 7 → -12V → -12V DC
- 8 → /NOWS → Not wait state

- 11 → /SMEMW → System memory write
- 12 → /SMEMR → " " Read
- 13 → IOW → I/O write
- IOR → " Read
- DACK3 → DMA ACK 3
- DRQ3 → DMA Req 3
- DACK2 → DMA ACK 1
- DRQ1 → DMA Req 1
- DACK0 → DMA ACK 0
- CLOCK → System clock (67 ns; 8-8.33 MHz, 50% duty cycle)
- TC → Terminal count; pulsed high when DMA term; Count reached
- OSC → High speed clock (70 ns, 14.31818 MHz, 50% duty cycle)

16-Bit ISA BUS**Back of computer****16-bit connector**

1	MCS16	BHE
2	IOCS16	A23
3	IRQ10	A22
4	IRQ11	A21
5	IRQ12	A20
6	IRQ15	A19
7	IRQ14	A18
8	DACK0	A17
9	DRQ0	MEMR
10	DACK5	MEMW
11	DRQ5	D8
12	DACK6	D9
13	DRQ6	D10
14	DACK7	D11
15	DRQ7	D12
16	+5V	D13
17	MASTER	D14
18	GND	D15

Peripheral Component Interconnect (PCI) Bus

PCI is the most common bus found in computers today due to plug-and-play characteristics and ability to function with 64-bit data bus.

- A PCI interface contains a series of registers, located in a small memory device, that contain information about the board.
- The information in this registers allow the computer to automatically configure the PCI card (Plug-and-Play *PnP* feature).

The microprocessor connects to the PCI bus through an integrated circuit called a **PCI Bridge** thus making the PCI bus independent of processor type and architecture.

PCI functions with either a 32-bit or 64-bit address and data bus.

The address and data buses are multiplexed to reduce the size of the edge connector.
32-bit and 64-bit cards.

Newest versions run at 66 MHz (twice the older 33 MHz version).


PCI Parallel Bus:-

(23)

(1)

- Parallel bus enables a host Computer (or) System to communicate simultaneously 32-bit (or) 64-bit with other devices.
- Ex:- network interface card (or) graphic card.
- When I/O devices in distributed Embedded System are networked all can communicate through a common Parallel bus.
- PCI connects at high speed to other Subsystems having range of I/O device at very short distance ($< 25\text{ cm}$)

General Block diagram:-



Technology Information:-


Conventional PCI:-

- Intel PCI 1.0 proposed by Intel in 1991
- Intel PCI 2.0 proposed by PCI SIG in 1993
- PCI Special Interest Group (PCI SIG) as PCI 2.0 in 1995
- Version 2.1 approved in 1995
- Version 2.2 approved in March 2002.
- Recent version 2.3 approved in March 2002.

PCI-X Version 1.0 approved in September 1999.
Version 2.0 " " July 2002

PCI Express:- formerly known as 3GIO

Version 1.0 approved in July 2002.

PCI Bus System Structure

→ Conventional PCI :-

- * → Plug and Play functionality
- * → Standard PCI of 32-bit and operates at 33 MHz
- * → Throughput 133 MB/sec
- * PCI 2.1 standard introduced.
- universal PCI boards supporting both 3.3V and 5V
- 64-bit slots and 66 MHz capability
- 32-bit throughput @ 66 MHz : 266 MB/sec
- 64-bit " @ 66 MHz : 532 MB/sec
- * PCI 2.3 system no longer support 5V - adapters.
- 3.3V & universal PCI products are still fully supported.

→ PCI-X 1.0 :-

- 64-bit slots with support for 3.3V & universal PCI
- no support for 5V only boards.

→ fully backward compatible
 * conventional 33/66 MHz PCI adapter can be used in PCI-X slots

* PCI-X adapters can be used in conventional PCI slots.

→ Provides two speed grades : 66 MHz and 33 MHz

→ The slowest board dictates the maximum speed on populated

bus
 → Targeted high end data I/O and storage I/O applications

→ PCI-X 2.0 :-

Based on PCI-X 1.0
 (still fully backward compatible)

→ introduces ECC (Error Correction Codes mechanism to improve robustness and data integrity).

→ Provides additional speed grades

PCI-X 266 : 266 MHz (2.13 GB/sec)

PCI-X 533 : 533 MHz (4.26 GB/sec)

→ Bandwidth sufficient to support new breed of cutting edge technologies

- 10 Gb Ethernet / Fibre Channel
- 4x / 12x InfiniBand.

PCI-X Speed Limitations:

(25)

(26)

→ PCI-X supports point to point & multiloop loads

→ Highest speed grades are exploited exclusively with Point to Point

PCI-X 133

PCI-X 266

PCI-X 533

Two PCI-X 133 loads operate at 100 MHz

Four loads operated at maxima of 66 MHz

Quick view of effect of Bus:-

Bus Type	Bus Width	Bus Speed	MB/sec
ISA	16-bits	8MHz	16 MB/sec
EISA	32-bits	"	32 MBps
VL-Bus	32-bits	25 MHz	100 MBps
VL-Bus	32-bits	33 MHz	132 MBps
PCI	32-bits	"	132 MBps
PCI	64 "	"	264 MBps
PCI	64 "	66MHz	512 MBps
PCI	64 "	133 MHz	1 GBPS.

Pins




The PCI Bus Pin-out:-

- ④ PCI functions with 32(64) 64 bits data bus and a full 32-bit address bus.
- ⑤ Address & data buses, labeled AD₀-AD₆₃ are multiplexed to reduce size of Edge Connectors.
 - 32-bit Card has connections 1 through 64.
 - 64 bit " all 96 connections.
 - 64 bit Card can accommodate a 64-bit address if required at some future point.
- ⑥ PCI most used interface with microprocessors.

The PCI Address / Data Connections:-


- ⑦ The PCI Address appears on AD₀-AD₃₁ which are multiplexed with data.
- Some systems have a 64-bit data bus using AD₃₂-AD₆₃ for data transfer.
- These pins can be used for extending the address to 64-bits.




(3)


↳ Parallel 8-bit port, and bi-directional port for connecting the device.

Stroke: - is a signal that is sent that validates data (or) other signals on adjacent parallel lines.



PCI Interface Block Diagram

PCI Interface:-



PCI Configuration Registers:-

Device ID
Vendor ID
Status / Command Reg
Base Address {0, 1, 2, 3, 4, 5}
maximum latency
Memory Lint
Subsystem ID, Subsystem vendor ID.

PCI Command Register [C/BE].

0000	INTR ack
0010	I/o read
0011	I/o read write
0110	memory Read
0111	memory write
1010	configuration Read
0111	" write

CLK: - Clear signal derived from clock generator (32MHz, 66 MHz)

RST → Active low Asynchronous Reset

PAR → Parity signal to enable the parity of the AD bus and C/BE

AD - multiplexed address and data lines

C/BE - Command and Byte enables

frame - mask indicating start/end of transfer.

IRDY - masked (inverted) ready

RDY - target ready.

DEVSEL - target device selected

REQ - request for bus

GNT - Bus Grant

STOP[1:0]: target asserts to stop the transition in requests

IDSEL: used as chip select

LOCK[1:0]: rising semaphore currently accessed target backed by initiator.

DEVSEL[1:0]: asserted by target when the target asserts its decoded PCI address (if by 6 clk not asserted = multi slot)

IEEE Boundary Scan:-

1) Test Access Port

- Test clock
- Test data in
- Test data out
- Test mode select
- Test Reset

2) IEEE Standard 1149.1 Compliant

PCI Interrupts :-

- Asynchronous Events
- 4-interrupts lines for multifunctional device
- Interrupt lines go to the Interrupt Controller to execute the ISR

PCI Bus Protocol - Transfer mechanism :-

- Configuration read/write
- I/O Read/write
- Burst
 - Basic form of data transfer
 - Includes one address phase
 - one (or) more data phase

Burst Transfer Mechanism :-

Assert REQ

Grant granted

wait for current transaction to end

Assert frame

Transfer data when both TRDY & IRDY are asserted

De-assert frame during last data phase

read
bus

Various Read Transactions :-

single cycle Read

Burst Read Data Read

Read with no wait states


Byte enables can be changed for every data cycle

Data Cycle with no byte enables.

PCI Bus Commands

The following commands can appear on the C/BE pins in cycle T1.

- **INTA Sequence:** Get the interrupt vector from the interrupt controller. The interrupt vector byte is returned during a read operation.
- **Special Cycle:** Used to transfer data to all PCI components, e.g. processor shutdown.
- **I/O Read Cycle:** Data are read from an I/O device at address AD0-AD15.
- **I/O Write Cycle:** Data are written to an I/O device.
- **Memory Read Cycle:** Data are read from memory device.
- **Memory Write Cycle:** Data are written to memory device.
- **Configuration Read:** Configuration information is read from PCI device
- **Configuration Write:** Configuration information is written to PCI device.
- **Memory Multiple Access:** Multiple data are read from memory device.
- **Dual Addressing Cycle:** Used for transferring data to a 64-bit PCI device which only contains a 32-bit data path.
- **Line Memory Access:** Used to read more than two 32-bit numbers.
- **Memory Write with Invalidiation:** Same as line memory access, but used with write and bypasses write-back function of the cache.



PCI Bus Configuration Space

The PCI interface contains 256-byte configuration memory that allows plug-and-play feature.

The header holds information about the PCI interface.

The header contains the *unit ID*, *vendor ID*, *class code* and manufacturer defined bits. The vendor ID and class ID are allocated by PCI SIG.

The base address space consists of a base address for the memory, a second for the I/O space and the third for the expansion ROM.

When a PCI bus is present, the system BIOS is extended to support it.

Access to this extended BIOS is through interrupt vector 1AH.

(See text for the currently available functions.)


Once the presence of the BIOS is established, the contents of the configuration memory can be read using other BIOS functions.

→ first 64 bytes contain information about PCI Interface


→ the first 32-bit double word contain the unit ID code &

Vendor ID code .

Panning Diagram for basic Read operation - 29



Basic write operation:-



Transaction Termination:-

- Last data phase complete when
- !frame & RDY (normal - master)
 - " & STOP (target termination)
 - " & Device Select Prime Expell (master abort)
 - DEVSEL : & STOP (target abort).