
Logic Gate Symbols:



Truth Tables:

2 Inpu	at AND	gate						
Α	В	A.B						
0	0	0						
0	1	Ō						
1	0	0						
1	1	1						

2 Inpu	2 Input OR gate										
Α	В	A+B									
0	0	0									
0	1	1									
1	0	1									
1	1	1									

NOT gate							
Α	A						
0	1						
1	0						

2 Inpu	2 Input NAND gate											
A B A.B												
0	0	1										
0	1	1										
1	0	1										
1	1	0										

AIM:

EXPERIMENT NO.1

LOGIC GATES

```
PROGRAMS:
   TWO-INPUT LOGIC GATES
1) AND Gate:
      library ieee;
      use ieee.std_logic_1164.all;
      entity and2 is
            port(a,b:in bit;
            c:out bit);
      end and2;
      architecture anddf of and2 is
      begin
            c \le a and b;
      end anddf;
      2) OR Gate:
      library ieee;
      use ieee.std_logic_1164.all;
      entity or 2 is
            port(a,b:in bit;
            c:out bit);
      end or2;
      architecture ordf of or2 is
      begin
            c \le a or b;
      end ordf;
```

2 Inpu	2 Input NOR gate											
Α	В	A+B										
0	0	1										
0	1	0										
1	0	0										
1	1	0										

2 Input EXOR gate											
A B A⊕B											
0	0	0									
0	1	1									
1	0	1									
1	1	0									

2 Inpu	2 Input EXNOR gate											
Α	В	Ā⊕B										
0	0	1										
0	1	0										
1	0	0										
1	1	1										

OUTPUT WAVEFORMS:

AND GATE:

Name		Sti	20 40 60 80 10
⊳ a	0	Clo	
⊳ Ь	0	Clo	
- 0 c	0		

OR GATE:

Name	Value	Sti	1 - 20 - 1 - 40 - 1 - 60 - 1 - 80 - 1 - 10
⊳ a	0	Clo	
⊳ Ь	0	Clo	
-• c	0		

NOT GATE:

Name	Value	Sti	,	2,0		,	4,0	,	60	,		8,0	,	10
►a	0	Clo			Г			l			J			
- ⁰ b	1				L			J			l			

ECAD Lab manual 4

```
3) EX-0R Gate:
library ieee;
use ieee.std logic 1164.all;
entity xor2 is
      port(a,b:in bit;
      c:out bit);
end xor2;
architecture xordf of xor2 is
begin
      c \le a \text{ xor } b;
end xordf;
4) XNOR Gate:
library ieee;
use ieee.std logic 1164.all;
entity xnor2 is
      port(a,b:in bit;
      c:out bit);
end xnor2;
architecture xnordf of xnor2 is
begin
      c<=a xnor b;
end xnordf;
```

(B) ONE INPUT LOGIC GATE

```
NOT Gate:
```


```
library ieee;
use ieee.std_logic_1164.all;
entity not1 is
        port(a:in bit;
        b:out bit);
end not1;
architecture notdf of not1 is
begin
        b<=not a;
end notdf;
```

5


EX-OR GATE:

1	J																
Name	Value	Sti	- 1	. 2	20 -	1	4,0		ı	60	١.	1		8,0	\cdot	ı	· 10
₽a	0	Clo							Г								
⊳ Ь	0	Clo			╝				L				J				
- 0 c	0												1				
	•			•••••		•••••	 •••••	•••••	•••••			•••••				•••••	

NAND GATE:



NOR GATE:



XNOR GATE:

Name	Value	Sti	1 - 20 - 1 - 40 - 1 - 60 - 1 - 80 -	1 10
⊳ a	0	Clo		
⊳ b	0	Clo		
-0 C	1			
	•••••			

Dept. of E.C.E, S.K.D Engineering College, Gooty

www.jwjobs.net

(C) THREE INPUT LOGIC GATES

```
1) NAND Gate:
library ieee;
use ieee.std logic 1164.all;
entity nand3 is
        port(a,b,c:in bit;
        d:out bit);
end nand3;
architecture nanddf of nand3 is
begin
        d \le (\text{not a}) \text{ or } (\text{not b}) \text{ or } (\text{not c});
end nanddf;
2)NOR Gate:
library ieee;
use ieee.std_logic_1164.all;
    entity nor3 is
            port(a,b,c:in bit;
            d:out bit);
end nor3;
architecture nordf of nor3 is
    begin
            d \le (\text{not a}) \text{ or } (\text{not b}) \text{ or } (\text{not c});
end nordf;
```

THEORY:

AND: The AND gate is an electronic circuit that gives a high output (1) only if all its inputs are high. A dot (.) is used to show the AND operation i.e. A.B. Bear in mind that this dot is sometimes omitted i.e. AB OR: The OR gate is an electronic circuit that gives a high output (1) if one or more of its inputs are high. A plus (+) is used to show the OR operation. NOT: The NOT gate is an electronic circuit that produces an inverted version of the input at its output. It is also known as an *inverter*. If the input variable is A, the inverted output is known as NOT A. This is also shown as A', or A with a bar over the top, as shown at the outputs. The diagrams below show two ways that the NAND logic gate can be configured to produce a NOT gate. It can also be done using NOR logic gates in the same way.

NAND: This is a NOT-AND gate which is equal to an AND gate followed by a NOT gate. The outputs of all NAND gates are high if **any** of the inputs are low. The symbol is an AND gate with a small circle on the output. The small circle represents inversion.

NOR: This is a NOT-OR gate which is equal to an OR gate followed by a NOT gate. The outputs of all NOR gates are low if **any** of the inputs are high.

The symbol is an OR gate with a small circle on the output. The small circle represents inversion.

EX-OR: The 'Exclusive-OR' gate is a circuit which will give a high output if either, but not both, of its two inputs are high. An encircled plus sign (\oplus) is used to show the EOR operation.

EX-NOR: The 'Exclusive-NOR' gate circuit does the opposite to the EOR gate. It will give a low output if either, but not both, of its two inputs are high. The symbol is an EXOR gate with a small circle on the output. The small circle represents inversion.


PROCEDURE:

RESULT:


Dept. of E.C.E, S.K.D Engineering College, Gooty

HALF ADDER:

Symbol:



Logic diagram:



Truth Table:

In	ıputs	Ou	tputs
X	Y	S	C-out
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = X \oplus Y$$

 C -out = XY

ECAD Lab manual

EXPERIMENT NO.2

9

ADDERS

AIM:

PROGRAMS:

```
HALF ADDER:
library ieee;
use ieee.std_logic_1164.all;
entity ha is
        port(a,b:in bit;
        s,co:out bit);
end ha;
architecture hadf of ha is
begin
        s<= a xor b;
        co<= a and b;
end hadf;
```

FULL ADDER:

1) Data Flow Model:


```
library ieee;
use ieee.std_logic_1164.all;
entity fa is
        port(a,b,ci:in bit;
        s,co:out bit);
end fa;
architecture fadf of fa is
begin
        s<=a xor b xor ci;
        co<= (a and b)or(b and ci)or(ci and a);
end fadf;
```

www.jwjobs.net


ECAD Lab manual 10

FULL ADDER:

Symbol:



Logic Diagram:



Truth Table:

	Inputs			Outputs					
X	\mathbf{Y}	C-in	s	C-out					
0	0	0	0	0					
0	0	1	1	0					
0	1	0	1	0					
0	1	1	0	1					
1	0	0	1	0					
1	0	1	0	1					
1	1	0	0	1					
1	1	1	1	1					

Dept. of E.C.E, S.K.D Engineering College, Gooty

2) Behavioural Model:

```
library ieee;
use ieee.std_logic_1164.all;
entity fa is
        port(a,b,ci:in bit;
        s,co:out bit);
end fa;
architecture fabh of fa is
begin
        process(a,b,ci)
        begin
        s<=a xor b xor ci;
        co<= (a and b)or(b and ci)or(ci and a);
        end fabh;
```

THEORY:

A **half adder** has two inputs, generally labelled A and B, and two outputs, the <u>sum</u> S and <u>carry</u> C. S is the two-bit <u>XOR</u> of A and B, and C is the <u>AND</u> of A and B. Essentially the output of a half adder is the sum of two one-bit numbers, with C being the most significant of these two outputs. A **half adder** is a logical circuit that performs an addition operation on two binary digits. The half adder produces a sum and a carry value which are both binary digits. The drawback of this circuit is that in case of a multibit addition, it cannot include a carry.

$$S = A \oplus B$$

 $C = A \cdot B$

A **full adder** has three inputs - A, B, and a carry in C, such that multiple adders can be used to add larger numbers. To remove ambiguity between the input and output carry lines, the carry in is labelled C_i or C_{in} while the carry out is labelled C_o or C_{out} . A **full adder** is a logical circuit that performs an addition operation on three binary digits. The full adders produces a sum and carry value, which are both binary digits

$$S = (A \oplus B) \oplus C_{in}$$

$$C_{out} = (A \cdot B) + (C_{in} \cdot (A \oplus B)) = (A \cdot B) + (C_{in} \cdot B) + (C_{in} \cdot A)$$


12

OUTPUT WAVEFORMS:

HALF ADDER:

Name	Value	Sti	1 . 20 . 1 . 40 . 1 . 60 . 1 . 80 . 1 . 10
Dr a	0	Clo	
⊳ Ь	0	Clo	
- o s	0		
- 0 co	0		

FULL ADDER:



Dept. of E.C.E , S.K.D Engineering College , Gooty

PROCEDURE:

- 1). To start working with the program go to the **Start-Programs-ActiveHDL7.2 SE** program group and click the **Active-HDL7.2 SE**. The Active-HDL7.3 should start loading.
- **2).** Ensure that the **Create new workspace** option is checked and click the **OK** button. It will create a **new workspace**. Enter the workspace name. Select the location of your workspace folder. Then Click **OK**.
- 3).New Design Wizard has three options. Here ensure that the Create an empty design is checked and click Next button. It will go to next step to specify additional information about the new design.
- 4). Keep the default options and click Next to specify basic information about the new design.
- **5).** In the **Type the design name**, enter a name. Also type or select the desired location of the design folder in the appropriate field.
- 6) Click the **Next** button to advance to the next page. Then click **Finish** and this will bring out the **Design Flow Manager**. The next paragraph introduces the **Design Browser**.
- 7). The **Design Browser** is a window showing the design contents. Double-click the **Add New File** in Design Browser to **Add New File** (*file name*) in the Name item. Then click **OK** to get an empty VHDL file. (Make sure that the VHDL Source Code icon is highlighted in the Empty Files field.)
- **8).** Now we can edit the VHDL code. The HDL Editor is a text editor with VHDL keywords coloring and standard editing features.
- 9). Select (<u>filename</u>) which in the **Design Browser**, then go to the **Design menu**, click the **Compile** option from the menu or press **F11** to compile (<u>filename</u>) which file. If there is any error, the file icon changes to red error, erroneous lines are underlined and the VHDL console window contains the error description. You need to correct the error based on the error information in the VHDL Console.
- 10). To begin a simulation, you have to first initialize the simulator using the **Initialize** Simulation option from the Simulation menu.

After the simulator has been initialized, you have to open a new Waveform window.


Click the New Waveform toolbar button . The new Waveform window appears.

- 11). Signals for simulation can be added using the drag and drop feature. On the Structure tab of the Design Browser you have to select the component whose ports you want to observe and simply holding the left button, drag it to the left-hand section (pane) of the waveform window and release the button (typical drag-and-drop operation). Follow the procedure described above to drag all ports of the components to (filename) the waveform window.
- **12)** Go to the left pane of the Waveform window and select a signal. Press the right button to invoke a pop-up menu. Choose the **Stimulators** item and assign signal values for each signal and close the pop-up menu.
- 13). You can choose the command of Run or Run Until or Run For from main menu of Stimulator. Run keeps the simulator run forward .Run For runs the simulator for defined time every step and Run Until runs the simulators in the defined time.


RESULT:

HALF SUBTRACTOR:

Symbol:



Logic Diagram:



Truth Table:

Iı	iputs	Outputs					
X	\mathbf{Y}	D	B-out				
0	0	0	0				
0	1	1	1				
1	0	1	0				
1	1	0	0				

$$D = X \oplus Y$$

$$B-out = X'Y$$

ECAD Lab manual 15

EXPERIMENT NO.3

SUBTRACTORS

AIM:

PROGRAMS:

```
HALF SUBTRACTOR:
```

```
library ieee;
use ieee.std_logic_1164.all;
entity hs is
        port(a,b:in bit;
        d,bo:out bit);
end hs;
architecture hsdf of hs is
begin
        d<= a xor b;
        bo<= (not a) and b;
end hsdf;
```


FULL SUBTRACTOR:

1) Data Flow Model:


```
library ieee;
use ieee.std_logic_1164.all;
entity fs is
        port(a,b,bi:in bit;
        d,bo:out bit);
end fs;
architecture fsdf of fs is
begin
        d<=a xor b xor bi;
        bo<= ((not a) and b)or(b and bi)or(bi and (not a));
        end fsdf;
```

FULL SUBTRACTOR:

Symbol:



Logic Diagram:



Truth Table:

ECAD Lab manual 17

	Inputs			Outputs					
X	Y	B-in	D	B-out					
0	0	0	0	0					
0	0	1	1	1					
0	1	0	1	1					
0	1	1	0	1					
1	0	0	1	0					
1	0	1	0	0					
1	1	0	0	0					
1	1	1	1	1					
I			1						

2) Behavioral Model:

```
library ieee;
use ieee.std_logic_1164.all;
entity fs is

port(a,b,bi:in bit;
d,bo:out bit);
end fs;
architecture fsbh of fs is
begin

process(a,b,bi)
begin
d<=a xor b xor bi;
bo<= ((not a) and b)or(b and bi)or(bi and (not a));
end process;
end fsbh;
```

THEORY:

The half-subtractor is a <u>combinational circuit</u> which is used to perform subtraction of two <u>bits</u>. It has two inputs, X(<u>minuend</u>) and Y(<u>subtrahend</u>) and two outputs D (difference) and B (borrow).

The Unit that performs 1-bit subtraction with borrow-in is defined as a fullsubtractor.It has input bits A,B and Bin(borrow in) and the output bits D(difference)and Bout (borrow out).

PROCEDURE:


RESULT:

OUTPUT WAVEFORMS:

HALF SUBTRACTOR

Name	Value	Sti	1 .	20 -	ı	40	ı	. 6	0 .	1		8,0	ı	
₽a	0	Clo					J							
⊳ Ь	0	Clo					L				J			
⊸d	0										1			
• bo	0						L							


FULL SUBTRACTOR:



Dept. of E.C.E, S.K.D Engineering College, Gooty

19

PIN DIAGRAM – 7485 (4 BIT COMPARATOR):



PIN DESCRIPTION:

Dept. of E.C.E, S.K.D Engineering College, Gooty

ECAD Lab manual 20

PINS	DESCRIPTION
A0-A3	Comparing inputs
B0-B3	Comparing inputs
$I_{A < B}, I_{A = B}, I_{A > B}$	Expansion inputs (active High)
A <b, a="">B</b,>	Data outputs (active High)

EXPERIMENT NO.4

4 BIT COMPARATOR-7485

AIM:


PROGRAM:

1) Data Flow Model:

```
library ieee;
use ieee.std_logic_1164.all;
entity comp is
        port(a,b:in bit_vector(3 downto 0);
        AeqB,AltB,AgtB:out bit);
end comp;
architecture compdf of comp is
begin
        AeqB<='1' when a=b else'0';
        AltB<='1' when a>b else'0';
        AgtB<='1' when a>b else'0';
end compdf;
```

21

LOGIC SYMBOL:



Dept. of E.C.E , S.K.D Engineering College , Gooty

FUNCTION TABLE

	COMPARI	NG INPUTS		EXI	PANSION INP	UTS		OUTPUTS	
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<b< sub=""></b<>}	I _{A=B}	A>B	A <b< th=""><th>A=B</th></b<>	A=B
A3>B3	Х	Х	Х	Х	Х	Х	Н	L	L
A3 <b3< td=""><td>Χ</td><td>Χ</td><td>Χ</td><td>Χ</td><td>Χ</td><td>Χ</td><td>L</td><td>Н</td><td>L</td></b3<>	Χ	Χ	Χ	Χ	Χ	Χ	L	Н	L
A3=B3	A2>B2	Χ	Χ	X	X	X	Н	L	L
A3=B3	A2 <b2< td=""><td>Χ</td><td>Χ</td><td>Χ</td><td>Χ</td><td>Χ</td><td>L</td><td>Н</td><td>L</td></b2<>	Χ	Χ	Χ	Χ	Χ	L	Н	L
A3=B3	A2=B2	A1>B1	Х	Х	Х	Х	Н	L	L
A3=B3	A2=B2	A1 <b1< td=""><td>Χ</td><td>Χ</td><td>X</td><td>X</td><td>L</td><td>Н</td><td>L</td></b1<>	Χ	Χ	X	X	L	Н	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	Н	L	L
A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>Х</td><td>X</td><td>X</td><td>L</td><td>Н</td><td>L</td></b0<>	Х	X	X	L	Н	L
A3=B3	A2=B2	A1=B1	A0=B0	Н	L	L	Н	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	Н	L	L	Н	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	Н	L	L	Н
A3=B3	A2=B2	A1=B1	A0=B0	Х	Χ	Н	L	L	Н
A3=B3	A2=B2	A1=B1	A0=B0	Н	Н	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	Н	Н	L

H = High voltage level

2) Behavioral Model:

```
library ieee;
use ieee.std logic 1164.all;
entity comp is
      port(a,b:in bit vector(3 downto 0);
      AeqB,AltB,AgtB:out bit);
end comp;
architecture compbh of comp is
begin
      process(a,b)
      begin
      AeqB<='0';AltB<='0';AgtB<='0';
      if a=b then AeqB<='1';
      elsif a < b then AltB <= '1';
      elsif a>b then AgtB<='1';
      end if;
      end process;
end compbh;
```

Dept. of E.C.E, S.K.D Engineering College, Gooty

L = Low voltage level

X = Don't care

THEORY:

The 7485 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted (A0-A3) and (B0-B3) where A3 and B3 are the most significant bits. The operation of the 7485 is described in the function table, showing all possible logic conditions.

PROCEDURE:


RESULT:

OUTPUT WAVEFORM:

COMPARATOR:

1										
Name	Value	Sti	- 1	. 20 .	1 4,0)	· 60 ·	1	8j0 - i	· 100 · ·
+ - a	8		(0	X1	X2			X 5		
∓ ⊳ Ь	2		(0		χ8	Xc_) (5	(9	χο
⊸ AeqB	0									
-• AltB	0									
- • AgtB	1									

ECAD Lab manual 25



PIN DESCRIPTION:

PIN NO.	SYMBOL	NAME AND FUNCTION
4, 3, 2, 1, 15, 14, 13, 12	I ₀ to I ₇	multiplexer inputs
5	Υ	multiplexer output
6	Ÿ	complementary multiplexer output
7	Ē	enable input (active LOW)
8	GND	ground (0 V)
11, 10, 9	S ₀ , S ₁ , S ₂	select inputs
16	V _{CC}	positive supply voltage

EXPERIMENT NO.5

ECAD Lab manual 26

MULTIPLEXERS

AIM:

PROGRAMS:


8X1 MULTIPLEXER: (74151)

1) Data Flow Model:

```
library ieee;
use ieee.std logic 1164.all;
entity mux8x1 is
      port(I0,I1,I2,I3,I4,I5,I6,I7:in std logic vector(3 downto 0);
      s:in std logic vector (2 downto 0);
      Y:out std logic vector(3 downto 0));
end mux8x1;
architecture mux8x1df of mux8x1 is
begin
      with s select
      Y<=I0 when "000",
      I1 when "001".
      I2 when "010",
      I3 when "011".
      I4 when "100",
      I5 when "101",
      I6 when "110",
      I7 when "111",
      "0000" when others;
end mux8x1df;
```

LOGIC SYMBOL:

Dept. of E.C.E, S.K.D Engineering College, Gooty



FUNCTION TABLE:

					INPL	JTS						OUT	PUTS
Ē	S ₂	S ₁	S ₀	I ₀	I ₁	l ₂	l ₃	I ₄	I ₅	I ₆	I ₇	Y	Υ
Н	Х	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	L
L	L	L	L	L	X	Х	X	X	X	Х	X	Н	L
L	L	L	L	Н	X	X	X	X	X	X	X	L	Н
L	L	L	Н	X	L	X	X	X	X	X	X	Н	L
L	L	L	Н	X	Н	X	X	X	X	X	X	L	Н
L	L	Н	L	Х	X	L	X	Х	Х	Х	Х	Н	L
L	L	Н	L	X	X	Н	X	X	X	X	X	L	Н
L	L	Н	Н	X	X	X	L	X	X	X	X	Н	L
L	L	Н	Н	X	X	X	Н	X	X	X	X	L	Н
L	Н	L	L	X	X	X	X	L	X	X	X	Н	L
L	Н	L	L	X	X	X	X	Н	X	X	X	L	Н
L	Н	L	Н	X	X	X	X	X	L	X	X	Н	L
L	Н	L	Н	X	X	X	X	X	Н	X	X	L	Н
L	Н	Н	L	Х	Х	Х	X	Х	X	L	X	Н	L
L	Н	Н	L	X	X	X	X	X	X	Н	X	L	Н
L	Н	Н	Н	X	X	X	X	X	X	X	L	Н	L
L	Н	Н	Н	X	X	X	X	X	X	X	Н	L	Н

Notes


H = HIGH voltage level
 L = LOW voltage level

X = don't care.

2) Behavioural Model:

```
library ieee;
 use ieee.std_logic_1164.all;
 entity mux8x1 is
     port(I0,I1,I2,I3,I4,I5,I6,I7:in std logic vector(3 downto 0);
     s:in std logic vector (2 downto 0);
     Y:out std logic vector(3 downto 0));
end mux8x1;
 architecture mux8x1bh of mux8x1 is
 begin
       process(s,I0,I1,I2,I3,I4,I5,I6,I7)
       begin
             case s is
                   when "000"=>y<=I0;
                   when "001"=>y<=I1;
                   when "010"=>y<=I2;
                   when "011"=>y<=I3;
                   when "100"=>y<=I4;
                   when "101"=>y<=I5;
                   when "110"=>y \le I6;
                   when "111"=>y<=I7;
                   when others=>y<=(others=>'U');
             end case;
             end process;
 end mux8x1bh;
```

PIN DIAGRAM – 74150(16X1 MULTIPLEXER):



PIN DESCRIPTION:

PIN NAMES	DESCRIPTION						
10 - 115	Data Inputs						
S₀ — S₃	Select Inputs						
Ē	Enable Input (Active LOW)						
Z	Inverted Data Output						

Dept. of E.C.E, S.K.D Engineering College, Gooty


ECAD Lab manual 30

16X1 MULTIPLEXER: (74150)

1) Behavioural Model:

```
library ieee;
 use ieee.std logic 1164.all;
 entity mux16x1 is
port(I0,I1,I2,I3,I4,I5,I6,I7,I8,I9,I10,I11,I12,I13,I14,I15:in std logic vector(3
downto 0);
       s:in std logic vector (3 downto 0);
       Z:out std logic vector(3 downto 0));
 end mux16x1;
 architecture mux16x1bh of mux16x1 is
 begin
       process(s, I0,I1,I2,I3,I4,I5,I6,I7,I8,I9,I10,I11,I12,I13,I14,I15)
       begin
             case s is
                   when "0000"=>y<=I0;
                   when "0001"=>y<=I1;
                   when "0010"=>y<=I2;
                   when "0011"=>y<=I3;
                   when "0100"=>y<=I4;
                   when "0101"=>y<=I5;
                   when "0110"=>y<=I6;
                   when "0111"=>y<=I7;
                   when "1000"=>y<=I8;
                   when "1001"=>y <= 19;
                   when "1010"=>y<=I10;
                   when "1011"=>y<=I11;
                   when "1100"=>y<=I12;
                   when "1101"=>y<=I13;
                   when "1110"=>y<=I14;
                   when "1111"=>y<=I15;
                   when others=>y<=(others=>'U');
             end case;
             end process;
 end mux16x1bh;
```

LOGIC SYMBOL:



FUNCTION TABLE:

						ì
	li li	NPU	OUTPUT			
S ₃	S ₂	S ₁	So	E	Z	
X L L	X L L	X L H	X L H L ·	H L L L • .	H To T1 T2	
H H H	Н Н Н	L H H		L L	Ī ₁₂ Ī13 Ī14 Ī15	H = HIC L = LQ\ X = Imn

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Dept. of E.C.E, S.K.D Engineering College, Gooty

2) Data Flow Model:

```
library ieee;
use ieee.std logic 1164.all;
entity mux16x1 is
      port(I0,I1,I2,I3,I4,I5,I6,I7,I8,I9,I10,I11,I12,I13,I14,I15:in
std logic vector(3 downto 0);
      s:in std logic vector (3 downto 0);
      Z:out std logic vector(3 downto 0));
end mux16x1;
architecture mux16x1df of mux16x1 is
begin
      with s select
      Z<=I0 when "0000",
      I1 when "0001",
      I2 when "0010".
      I3 when "0011".
      I4 when "0100".
      I5 when "0101"
      I6 when "0110".
      I7 when "0111".
      I8 when"1000".
      I9 when"1001".
      I10 when "1010".
      II1 when "1011".
      I12 when "1100".
      I13 when "1101".
      I14 when"1110",
      I15 when"1111",
      "0000" when others;
end mux16x1df;
```

OUTPUT WAVEFORMS:

MULTIPLEXER 8X1:

Name	Value	Sti	Π,	. 20	4	0	. 60	. 80 .	. 100 .	120	140 .	1 160	. 180 .	200 .
± ► 10	C	J	(U)	C				-	,		,.		- 14-	
± ► 1	B	ļ	(U)	В										
± □ 12	7		(U)	7										
± □ 13	F	<u> </u>	(U)	F										
+ - 4	9		(U)	9										
 15	Α	<u> </u>		A										
± ► 16	E		Œχ	E										
± ► 17	5		(U)	5										
+ D- 8	0		(U)X	0			X2	X	3	X4	\(5	Xe	X7	
+ • Y	С		(O)	С			X7		-	X9	XΑ	XΕ	X5	

MULTIPLEXER 16X1:

Name	Value	Sti	1 - 20 - 1 - 40 - 1 - 60 - 1 - 80 - 1 - 100 - 1 - 120 - 1 - 140 - 1 - 160 - 1 - 180 - 1 - 200 -
⊕ № 10	4		(U_){4
± ► I1	3		<u>(uX3</u>
± ► 12	9		<u>(u_X</u> 9
± ► 13	7		<u>(u_X</u> 7
± ► 14	В		(UXB
± ► 15	5		<u>(U_X</u> 5
± ► 16	D		(u Xo
± ► 17	6	Ì	(u Xe
⊕ ► 18	F	Ì	(U_XF
⊕ ► 19	2	Ì	<u>(U_X2</u>
± ► I10	0		<u>u Xo</u>
⊞ ► 11	8	Ì	<u>(u_X</u> 8
± ► I12	A		(UXA
⊕ № 113	1		(u Xi
± ► I14	E	Ì	(U_XE
± ► I15	С	Ì	(u Xc
+ ⊳ s	0	Ì	U X0 X1 X2 X3 X4 X5 X6 X7 X8 X9 XA XB XC XD XE XF
+ - Z	4	Ì	0 X4 X3 X9 X7 XB X5 X0 X6 XF X2 X0 X8 XA X1 XE XC

Dept. of E.C.E , S.K.D Engineering College , Gooty

34


THEORY:

The multiplexers contains full on-chip decoding unit to select desired data source. The 74151 selects one-of-eight data sources. It has a enable input which must be at a LOW logic level to enable these devices. These perform parallel-to-serial conversion. The 74150 selects one-of sixteen data sources.


PROCEDURE:

RESULT:

PIN DIAGRAM – 74138 (3-TO-8 DECODER):



LOGIC SYMBOL:



Dept. of E.C.E , S.K.D Engineering College , Gooty

EXPERIMENT NO.6

3-8 DECODER (74138)

AIM:

```
PROGRAM:
```


1) Data Flow Model:

```
library ieee;
use ieee.std logic 1164.all;
entity dec3to8 is
     port(A: in STD LOGIC VECTOR(2 downto 0);
            Y: out STD LOGIC VECTOR(0 to 7));
end dec3to8;
architecture dec3to8df of dec3to8 is
begin
      with A select
       Y \le 100000000" when "000",
             "01000000" when "001".
             "00100000" when "010",
             "00010000" when "011".
             "00001000" when "100",
             "00000100" when "101".
             "00000010" when "110",
             "00000001" when "111",
             "00000000" when others;
end dec3to8df;
```

FUNCTION TABLE:

	INPUTS					OUTPUTS							
ENA	BLE_	S	ELEC	<u>T</u>			•	DUTPUTS					
G1	Ğ2*	С	Ð	Α	YO	Y1	Y2	Υ3	Y4	Y5	Y6	٧7	
×	н	x	х	х	H	Н	н	н	H	н	н	н	
L	X	х	X	X	н	н	н	н	н	н	н	H	
н	L	L	L	L	L	н	Н	H	н	н	н	н	
н	L	L	L	н	Н	L	Н	н	н	н	H	н	
н	L	L	н	L	н	н	L	н	н	н	н	Ħ	
н	L	t,	н	н	н	н	н	L	н	Н	Н	H	
н	L	н	Ļ	L I	н	н	Н	Н	L	Н	н	н	
н	L	н	L	н	н	н	н	н	н	L.	н	H	
н	L	н	Н	L	н	н	Н	Н	н	н	L	Н	
н	L	Н	н	н	Н	Н	н	н	н	н	н	L	

* $\overline{G}2 = \overline{G}2A + \overline{G}2B$ H = high level, L = tow level, X = irrelevant



Dept. of E.C.E, S.K.D Engineering College, Gooty

ECAD Lab manual 38

2) Behavioral Model:

```
library ieee;
use ieee.std_logic_1164.all;
entity dec3to8 is
      port(A: in STD LOGIC VECTOR(2 downto 0);
            Y: out STD LOGIC VECTOR(0 to 7));
end dec3to8;
architecture dec3to8bh of dec3to8 is
begin
      process(A)
 begin
  case A is
   when "000" => Y <= "10000000";
   when "001" => Y <= "01000000":
   when "010" => Y <= "00100000";
   when "011" => Y <= "00010000":
   when "100" => Y <= "00001000";
   when "101" => Y <= "00000100":
   when "110" \Rightarrow Y \leq "00000010";
   when "111" \Rightarrow Y \leq "00000001";
   when others => Y \le "000000000";
  end case;
      end process;
end dec3to8bh;
```


THEORY:

The 74138 decodes one-of-eight lines based upon the conditions at the three binary select inputs and the three enable inputs. Two active low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


PROCEDURE:

RESULT:

PIN DIAGRAM – 7474 (DUAL D FLIP FLOP):



LOGIC SYMBOL:



FUNCTION TABLE:

ECAD Lab manual 40

	INPUT	s		OUTP	UTS
PRE	CLR	CLK	D	Q	ā
L	Н	Х	Х	Н	L
н	L	Х	Х	L	Η.
L	L	X	Х	н†	нt
н	н	†	Н	н	L
н	Н	†	L	L	н
н	н	L	Х	Q ₀ .	\overline{a}_0

EXPERIMENT NO.7

D FLIPFLOP (7474)

AIM:

PROGRAM:

```
library ieee;
use ieee.std_logic_1164.all;
entity dff is
      port(d,clk:in bit;
      q,qn:out bit);
end dff;
architecture dffbh of dff is
begin
      process(d,clk)
      begin
             if(clk'event and clk='1')then
                    q \le d;
                    qn \le not d;
                    end if;
             end process;
end dffbh;
```

41

4			
Name	Value	Sti	1 - 20 - 1 - 40 - 1 - 60 - 1 - 80 - 1 - 10
P d	0	Clo	
P clk	0	Clo	
-• q	1		
• qn	0		

www.jntuworld.com

ECAD Lab manual

42

THEORY:


This device contains two independent positive edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels on the other inputs.

PROCEDURE:

RESULT:


43

PIN DIAGRAM - 7490 (DECADE COUNTER):



CONNECTION DIAGRAM:

ECAD Lab manual 44



EXPERIMENT NO.8

DECADE COUNTER (7490)

AIM:

```
PROGRAM:
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity Counter is
port (
clk:in std_logic;
reset: in std_logic;
q: out std_logic_vector(3 downto 0) );
end Counter;

--entity definition
--entity definition
```


-- Architecture definition architecture Counter of Counter is begin process(clk,reset) -- Process definition variable qtemp: std logic vector(3 downto 0); -- temporary variable for begin output q[3..0]if reset='1' then qtemp:="0000"; -- Reset asychroniously else if clk'event and clk='1' then -- Counting state if qtemp<9 then qtemp:=qtemp+1; -- Counter increase qtemp:="0000"; -- Return the zero state end if; end if; q<=qtemp; -- Output end if; end process; -- End Process end Counter;

FUNCTION TABLE:

Count		Out	puts	
Count	Q _D	Q _C	Q _B	Q_A
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	Н	L
7	L	Н	Н	Н
8	Н	L	L	L
9	Н	L	L	Н

Dept. of E.C.E, S.K.D Engineering College, Gooty

OUTPUT WAVEFORM:



THEORY:


The 7490 decade counter contains four master slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five. The counter has a gated zero reset and also has a gated set-to-nine input for use in BCD nine's complement applications. A symmetrical divide-by-ten count can be obtained from the counters by connecting QD output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output QA.

PROCEDURE:

RESULT:

47

PIN DIAGRAM – 7493 (4 BIT BINARY RIPPLE COUNTER):




PIN DESCRIPTION:

ECAD Lab manual 48

PIN NO.	SYMBOL	NAME AND FUNCTION
1	CP ₁	clock input 2 nd , 3 rd and 4 th section (HIGH-to-LOW, edge-triggered)
2, 3	MR ₁ , MR ₂	asynchronous master reset (active HIGH)
4, 6, 7, 13	n.c.	not connected
5	Vcc	positive supply voltage
10	GND	ground (0 V)
12, 9, 8, 11	Q ₀ to Q ₃	flip-flop outputs
14	CP ₀	clock input 1st section (HIGH-to-LOW, edge-triggered)

LOGIC SYMBOL:



EXPERIMENT N0.9

4 BIT BINARY RIPPLE COUNTER (7493)

AIM:

```
PROGRAM:
```

Dept. of E.C.E, S.K.D Engineering College, Gooty

```
\begin{array}{c} process(RESET,CLK)\\ begin\\ if (RESET='1')\ then\ count\_t <= "0000"\ ;\\ elsif (CLK'event\ and\ (CLK='1')and(EN='1'))then\ count\_t <= \\ count\_t + "0001"\ ;\\ end\ if\ ;\\ end\ process\ ;\\ count <= count\_t\ ;\\ end\ arch\_AsynCounter4; \end{array}
```

TRUTH TABLE


		OUT	PUTS	
COUNT	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	Н	Н	Н
15	Н	Н	Н	Н

NOTE: H = High Voltage Level, L = Low Voltage Level

MODE SELECTION

RESET	UTPUTS	OUTPUTS						
MR1	MR2	Q_0	Q ₁	Q ₂	Q ₃			
Н	Н	L	L	L	L			
L	Н	Count	Count	Count	Count			
Н	L							
L	L							

NOTE: H = High Voltage Level, L = Low Voltage Level



Dept. of E.C.E, S.K.D Engineering College, Gooty


THEORY:

The 7493 is a 4 bit binary ripple counter consists of four master slave flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input (CP0 and CP1) to initiate state changes of the counter on the HIGH to LOW clock transition. State changes of the Qn outputs do not occur simultaneously because of internal ripple delays. A gated AND asynchronous master reset (MR1 and MR2) is provided which overrides both clocks and resets (clears) all flip-flops. Because the output from the divides by two section is not internally connected to the succeeding stages, the device may be operated in various counting modes.

PROCEDURE:

RESULT:

PIN DIAGRAM – 74194 (UNIVERSAL SHIFT REGISTER):



PIN DESCRIPTION:

PIN No	SYMBOL	NAME AND FUNCTION
1	CLEAR	Asynchronous Reset Input (Active LOW)
2	SR	Serial Data Input (Shift Right)
3, 4, 5, 6	A to D	Parallel Data Input
7	SL	Serial Data Input (Shift Left)
9, 10	S0, S1	Mode Control Inputs
11	CLOCK	Clock Input (LOW to HIGH Edge-triggered)
15, 14, 13, 12	QA to QD	Paralle Outputs
8	GND	Ground (0V)
16	V _{cc}	Positive Supply Voltage

Dept. of E.C.E, S.K.D Engineering College, Gooty

EXPERIMENT NO.10

UNIVERSAL SHIFT REGISTER (74194/95)

AIM:

```
PROGRAM:
library ieee;
use ieee.std_logic_1164.all;
ENTITY ushift4 IS
PORT (clk, clrb, sl in, sr in : in bit;
mode: in bit vector (1 downto 0);
d: in bit vector (3 downto 0);
q: inout bit vector (3 downto 0));
END ushift4;
ARCHITECTURE behav OF ushift4 IS
BEGIN
PROCESS (clk, clrb)
begin
-- Asynchronous, active-low Clear input:
if clrb = '0' then q \le "0000";
-- Rising edge-triggered D flip-flops:
elsif clk'event and clk = '1' then
case mode is
-- "Do Nothing" mode: retain current flip-flop outputs
when "00" => null;
-- Shift Right Serial Input mode:
when "01" =>
q \le (q srl 1) or (sr_in \& "000");
-- Shift Left Serial Input mode:
when "10" =>
q \le (q \text{ sll } 1) \text{ or } ("000" \& \text{ sl in});
-- Parallel (Broadside) Load mode:
when "11" \Rightarrow q \leq d;
end case:
```

end if; end process; END behav;

FUNCTION TABLE:


	INPUTS										OUTPUS			
CLEAR	MO	DE	CLOCK	SEF	RIAL		PARA	LLEL		QA	QB	QC	QD	
	S 1	S 0	CLOCK	LEFT	RIGHT	Α	В	С	D	S.			QD	
L	X	Χ	X	Χ	X	X	X	Χ	X	L	L	L	L	
Н	Χ	Χ	1	Χ	X	Χ	Χ	Χ	Χ	QA0	QB0	QC0	QD0	
Н	Н	Н		Χ	Χ	a	b	С	d	a	b	С	d	
Н	L	Н		Χ	Н	Χ	Χ	Χ	Χ	Η	QAn	QBn	QCn	
Н	L	Н		Χ	L	X	X	Χ	Χ	L	QAn	QBn	QCn	
Н	Н	L		Н	Χ	Χ	Χ	Χ	Χ	QBn	QCn	QDn	Н	
Н	Н	L		L	Χ	Χ	Χ	Χ	Χ	QBn	QCn	QDn	L	
Н	L	L	X	Χ	Χ	Χ	Χ	Χ	Χ	QA0	QB0	QC0	QD0	

X: Don't Care : Don't Care

a ~ d : The level of steady state input voltage at input A ~ D respactively

QA0 ~ QD0 : No change

QAn ~ QDn : The level of QA, QB, QC, respectively, before the mst recent positive transition of the clock.



Dept. of E.C.E, S.K.D Engineering College, Gooty

www.jntuworld.com

THEORY:

The 74194 is a high speed 4 bit shift registers. This is called "universal" because is incorporates virtually all of the features a system designer may want in a shift register. The circuit provides parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. In the parallel load mode, the unit functions as a set of four D flip-flops. The two mode control bits SI and SO provide four modes of operation:

- (SI, SO)=0 0: retain the present state (do nothing)
 - 0 1: Shift Right (in the direction QA toward QD).
 - 1 0: Shift Left (in the direction QD toward QA).
 - 1 0: Parallel (Broadside)Load of A,B,C,D into QA,QB,QC,QD.

PROCEDURE:

RESULT: