

Logic States:-

- Binary logic (0, 1)
- three valued logic (0, 1, x) x = undefined
- (ternary logic)
- Four valued logic (0, 1, x, z)
 - z - floating node without conducting path to V_{DD} (Ü) GND
 - z - high impedance

Truth Table

Ex:

AND gate



o/p \Rightarrow A/B				
	0	1	x	z
0	0	0	0	0
1	0	1	x	x
x	0	x	x	x
z	0	x	x	x

→ outputs

similarity:-

OR gate

AB	0	1	X	Z
0	0	1	X	X
1	1	1	1	1
X	X	1	X	X
Z	X	1	X	X

Not - gate

i/p	0	1	X	Z
	1	0	X	


Note:-

More States ; More Accuracy ; More CPU Time.

(a) Primary logic simulation


x - undefined (0/1)

(not accurate.)





ABC - Primary i/p's (PI)
 A_1, A_2 - Gate i/p for G_2
 K - Primary o/p (PO)
 F - Gate o/p for G_2

(b) Enumerate all possible case (B=0 & 1) $\therefore K=0$



The o/p is said always '0' this is case of forced case.



Ex: $e_3 = 0$; $e_2 = 1$; $e_1 = 1$ from above ckt what is
 op $Y = ?$
 $\therefore Y = X$ (undefined)

Input Scanning:-

- Is to check gate one by one
- Determines gate output by numbers of C (Controlling value) ;
 i - (inversion value) ; X - (undefined).
- Controlling value (C) :-
 $C = i/p$ value that decide gate op
- inversion (i) :-
 $i = 1$ gate op is inverted w.r.t gate i/p
 $i = 0$; otherwise

	C	
	0	1
AND	0	0
OR	1	0
NAND	0	1
NOR	1	1