




Logic shift unit

VVT-II


Basic computer organisation & Design

Computer registers

4096 words
16 bits
memory unit
4096 x 16
4096 words
bits




=> I/O Interrupt:-




=> Addressing modes:-

1. Implied Addressing mode
2. Immediate Addressing mode
3. Register Addressing mode
4. Register indirect Addressing mode
5. Auto increment Addressing mode
6. Auto decrement Addressing mode
7. Relative Addressing mode
8. Base Register Addressing mode
9. Index Addressing mode
10. Direct Addressing mode
11. Indirect Addressing mode




1. no need to Specify the operand.




2. $R_1 \leftarrow 400$ J.A.M, Ex:- MVI B 45



Ins Base 100+ 300 Effective 600 Content 900



Computer Instruction formats (3 bits performs operations)



LDA - Load Accumulator
 BUN - Unconditional Branch
 BSA - Subprogram Branch
 ISZ - Increment and Skip
 LDA - Load Accumulator
 STA - Store Accumulator
 AND - AND Accumulator with Immediate
 ADD - ADD Accumulator with Immediate
 LDA - Load Accumulator
 STA - Store Accumulator
 BUN - Unconditional Branch
 BSA - Subprogram Branch
 ISZ - Increment and Skip

LDA - Load Accumulator

BR - Unconditional Branches

BSA - Subprogram calls

JSR - Conditional branches

LDA - Load Accumulator

STA - Store Accumulator

	I=0	I=1
AND	0xxx	1xxx
OR	1xxx	9xxx
CMA	2xxx	4 xxx
STA	3xxx	Bxxx
RN	4xxx	2xxx
BSA	5xxx	Dxxx
JSR	6xxx	Exxx

CLA - Clear AC

CLE - Clear E


CMA - Complement AC

CME - Complement E

CIR - Circular Right AC & E

CIL - Circular left AC & E

INC - Increment AC



Instruction Cycle:


Program \rightarrow memory
 \downarrow
 Set of Instructions


Program Counter \rightarrow
 contains the address
 of next instruction.

Clock pulse \rightarrow

SC \downarrow PC \downarrow
 Timing signal is called T_0, T_1, T_2 .

- 1-5
- 1) Fetch PC
- 2) Decode
- 3) Read the Effective Address
- 4) Execute
- HALT






Instruction format:-


Standard machine instruction format that can be directly decoded & Executed by the Central processing unit (cpu).

Zero Address Instruction:-




Ex:- CMA
CME

One Address Instruction:-



Ex:- ADD 06H
LDA 20H

Two Address Instruction:-




Ex:- MOV R₁, R₂
ADD AX, BX

Three address Instruction:-

[nole|op|rd1|rd2|rd3]

Ex:- ADD R₁, R₂, R₃

SUB R₁, R₂, R₃



UNIT-

=> Control n

=> Address

op-code
↓
mapping mem
↓
Control address
↓
Control m

Increment
Control
Uncond
depend
ma

Address
next min
Instruction
Next
Address
Generate
(4)