


# Internal organization of memory chips:-




organization of bit cells in a memory chip.

word line - An array of rows of memory cells in random access



memory, used with bitline to generate the address of memory.  
 => Semiconductor RAM memories - 5



→ 10 bit-address → 5 bits from row addresses  
 → 5 bits from column addresses  
 from the cell array.

→ A row address selects a row of 32 cells, all of which are accessed in parallel.

→ But, only one of these cells is connected to the external data line, based on the column address.



## UNIT - IV The memory System

⇒ Semiconductor RAM memories - 8


### Static memories (SRAM)

⇒ Read operation

Assume cell is in State 1.

To read Keep word line to 1.

So signal on bit line  $b$  is high  
& the signal on bit line  $b'$  is low.



★ Static RAM Cell.

⇒ write operation

During a write operation, the sense/write circuit drives bit lines  $b$  &  $b'$ .

It places the appropriate value on bit line  $b$  & its complement on  $b'$  & activates the word line.

This forces the cell into the corresponding state, which the cell retains when the word line is deactivated.

Single Transistor dynam  
memory cell



→ During a read/write, the wordline goes high & the transistor connects the capacitor to the bitline. Whatever value is on bitline gets stored/retrieved from the capacitor.

### ⇒ dynamic RAM:-

→ Stores bit data in capacitor.

→ Capacitor leaks, unless it is refreshed periodically.

→ Due to refresh requirement, It is dynamic memory.

→ data lost when power off.

Advantages over SDRAM, structural simplicity, 1 Transistor, 1 Capacitor

→ slower than RAM, cheaper & smaller in size.

### ⇒ Asynchronous DRAM:-

Classic DRAM — Asynchronous interface,

→ Responds as quickly as possible to changes in control inputs.

→ Stores in capacitor for only 10ms.

→ If storing for long time, periodically refresh it.



sense Amplifier to find voltage in capacitor

1. Active word line  $\rightarrow$  Turns on Transistor
2. Voltage on bit line  $\rightarrow$  Through Transistor charge stored in Capacitor.

$\rightarrow$  Info stored as in dynamic memory cell in form of a charge on a capacitor & contents must be periodically refreshed by restoring the capacitor charge to its full value.


Read operation 2 steps  $\downarrow$  Refreshing

if  $V > V_{th}$  value

value = 1 { A full voltage through bitline to store in capacitor.

if  $V < V_{th}$  value

value = 0 { zero voltage  $\downarrow$  down through the bit line.



$\Rightarrow$  Read only memory:-

Different types of non volatile memories have been developed.

$\rightarrow$  Rom, PROM, EPROM, EEPROM.

$\downarrow$  data no memory loss when power off.


Rom  $\rightarrow$  Read only  $\rightarrow$  can't modify data. This type of memory is non-volatile. The information is stored permanently in such memories during manufacture.

Prom  $\rightarrow$  Programmability is achieved by inserting a fuse at point p in the diagram.

$\rightarrow$  Rom stores such instructions that are required to start a computer.

Before, it is programmed, the memory contains all os.






\* Rom cell,

EEPROM → Electrically Erasable programmable read only memory

An EProm must be physically removed from the circuit for reprogramming. Also, the stored info can't be erased selectively. The entire contents of the chip are erased when exposed to Ultraviolet light. Another type of erasable PROM can be programmed, erased, & reprogrammed electrically. Such a chip is called an electrically erasable PROM/EEPROM.

Selectively erased





EPROM:-

An EProm, (or) erasable programmable read-only memory, is a type of programmable read-only memory (PROM) chip that retains its data when its power supply is switched off.



once programmed, an Eeprom can be erased by exposing it to strong <sup>ultraviolet</sup> light source (Such as from a mercury-vapour lamp).



⇒ Structure of larger memories  
organization of a 2M x 32 memory module using 512K x 8 static memory chips.

⇒ Flash memory

Storage device memory to computing device. Video.

⇒ Flash memory

Storage device. Can keep data. Power is not required. EEPROM.

⇒ Synchronous operation



### 2) <sup>memory</sup> Flash card -

A flash memory card is a small storage device that uses non-volatile semiconductor memory to store data on portable/remote computing devices. It includes text, pictures, audio & video.

### 2) Flash memory -


It is a long-life & non-volatile storage chip that is widely used in embedded systems. It can keep stored data & information even when the power is off. It can be electrically erased & reprogrammed. Flash memory was developed from EEPROM (electronically erasable programmable read only memory).

### 2) Synchronous <sup>Dynamic</sup> Random Access memory :-

operations of SDRAM are controlled by a clock signal.

~~Ref~~






The factors / Speed & Efficiency of data transfer are affected by  
 • memory Latency  $\rightarrow$  amount of time takes to transfer a word/data to/from the memory

memory bandwidth  $\rightarrow$  no. of bits/bytes that can be transferred in 1 second. used to measure how much time is needed to transfer an entire block of data.

$$\text{Bandwidth} = \frac{\text{data Transferred}}{\text{Time}} * \text{width of data bit}$$





⇒ Cache memory:-

→ Locality of Reference:-

- The references to memory at any given time interval tend to be confined within a localized area.

- The area contains a set of info & the membership changes gradually as time goes by.

→ Temporal Locality:-

- The info which will be used in near future, is likely to be in use already.


→ Spatial Locality:-

If a word is accessed, adjacent words are likely accessed soon.

⇒ Caches:-

- The property of Locality of Reference makes the cache memory systems work.

- Cache is a fast small capacity memory that should hold those info which are most likely to be accessed.



⇒ performance of cache:-

memory Access

- All the memory accesses are directed



first to cache.

- If word in cache; access cache to provide to cpu.

- If word is not in cache; bring a block containing that word to replace a block now in cache.

→ How can we know if word that is needed is the

→ If new replaces old blocks, which one should we choose?

⇒ performance of cache memory system:-

Hit Ratio - % of memory accesses satisfied by cache memory system.

$T_e$  - Effective memory access time in cache memory system.

$T_c$  - cache access time

$T_m$  - main memory access time.

$$T_e = T_c + (1-h)T_m$$

Ex:-

$$T_c = 0.4 \mu s$$

$$T_m = 1.2 \mu s$$

$$h = 0.85\%$$

$$T_e = T_c + (1-h)T_m$$

$$= 0.4 + (1-0.85)(1.2)$$

$$= 0.4 + (0.15)(1.2)$$

$$= 0.4 + 0.18 \Rightarrow 0.58 \mu s$$



⇒ Associative mapping:-

↳ mapping function - Specification of correspondence b/w main memory blocks & cache blocks.

a) Any block location in cache can store any block in memory → most flexible.

b) Mapping Table is implemented in an associative memory → Fast, Very Expensive.

c) Mapping Table → stores both addresses & the content of the memory word.

address (15 bits)

Argument register

← Address → ← Data →

01000	3450
02777	6710
22235	1234


Content  
Address  
memory



=> Direct mapping:

- Each memory block has only one place to load in cache.
- mapping table is made of RAM, instead of CAM.
- $n$ -bit memory address consists of 2 parts:  
 $K$  bits of index field &  $n-k$  bits of Tag field


Addressing Relationships




Direct mapping cache organization:

memory Address	memory data	Index address	Tag	Data
00000	1 2 2 0	000	00	1 2 2 0
00777	2 3 4 0			
01000	3 4 5 0			
07777	4 5 6 0			
02000	6 6 7 0			
02777	6 7 1 0	777	02	6 7 1 0






=> non-volatile RAM Technologies:-




P-CRAM



R-CRAM



STT RAM



Flash memory  $\rightarrow$  non-volatile

NOR flash  $\rightarrow$  to store programs & static app data in Embedded Systems.

NAND flash  $\rightarrow$  <sup>has</sup> characteristics b/w DRAM & hard disk.



⇒ Solid state drives:-

→ It refers to electronic circuitry built with Semiconductors.

→ It replace hard disk drives (HDDs).

→ Both as Internal & External Secondary memory.

⇒ SSD compare to HDD:-

app data in  
hard  
disks.


	NAND Flash drives	Seagate Laptop Internal HDD
File copy/ write speed	200-550 mbps	50-120 mbps
Power draw/ battery life	Less power draw, averages 2-3 watts, resulting in 30+ minute battery boost.	More power draw, Averages 6-7 watts, & therefore uses more battery.
Storage Capacity	Typically not larger than 512 GB for notebook size drives; 1 TB max for desktops.	Typically around 500GB & 2TB max for notebook size drives; 4TB max for desktops.
Cost	≈ \$0.50 per GB for a 1-TB drive.	≈ \$0.15 per GB for a 4-TB drive.



### => Advantages:-

- > High-performance I/O operations/second time
- > Durability
- > Larger life span
- > Lower power consumption
- > Quieter & cooler running capabilities.
- > Lower access times & latency rates.

### => SSD organization:-





write through protocol, cache blocks updated,  
write back / copy back protocol.

early approach  $\rightarrow$  to reduce  
 $\rightarrow$  set-associative mapping processor waiting time.

write through:-

$\rightarrow$  Simplest & most commonly used procedure is to update main memory & every memory write operation.

$\rightarrow$  cache memory being updated in parallel, if it contains the word at the specified address, i.e. write through address.

$\rightarrow$  Advantage:- main memory always contains the same data as the cache.

$\rightarrow$  This characteristic is important in systems with the direct memory access, transfers.

$\rightarrow$  <sup>ensures</sup> Data residing in main memory are valid at all times so that an I/O device communicating through DMA would receive the most recent updated data.

$\Rightarrow$  write-back / copy-back:-

$\rightarrow$  The 2<sup>nd</sup> procedure is called the write-back method.

$\rightarrow$  In this method, only the cache location is updated during a write operation.

$\rightarrow$  <sup>It's</sup> Location is marked by a flag so that later when



the word is removed from the cache is copied into main memory.

Reason: <sup>from the write back method</sup> During the time a word resides in the cache, it may be updated several times.

→ As long as, the word remains in the cache, it does not matter whether the copy in main memory is out of date, since requests from the word are filled from the cache.

→ It is only when word is displaced from cache, an accurate copy need be rewritten into main memory.

⇒ Set-associative mapping:-

→ cache <sup>divided</sup> into no. of sets.

→ Set consists → no. of blocks.

→ main memory block maps to a specific cache set based on eq.  $S = i \bmod S$ ,

$S$  - sets in cache (no.)

$i$  - main memory block (no.)

$S$  - specific cache set to which block  $i$  maps.

→ An incoming block maps to any block in the assigned cache set.

There fore  
→ Address issued by the processor is divided into 3 distinct fields.

These are  
→ Tag, Set

→ Set field

→ Tag field

→ word

→ Address

Length

$S =$

→

→




→ Tag, Set & word fields.

→ Set field - Used to identify the specific cache set that ideally should hold the targeted block.

→ Tag field - Identifies the targeted block within the determined set (there).

→ word field - Identifies the Element within the block that is requested by the processor.

→ According to this technique, mmu interprets the address issued by processor by dividing into 3 fields.



Set-associative-mapped address fields

Length in bits,

a) word field =  $\log_2 B$

b) Set field =  $\log_2 S$

c) Tag field =  $\log_2 \left( \frac{M}{S} \right)$

M - main memory size

S - no. of sets in cache

B - size of the block in words.

$$S = N = B_s / N - \text{no. of cache blocks}$$

$B_s$  - no. of the blocks/set.

→ use Set field to determine the Specified Set.

→ use Tag field to find a match with any of the blocks in the determined set. A match in Tag memory indicates that Specified Set determined



in step 1, is holding targeted block, <sup>that is</sup> i.e. a cache  
 → Among 16 words contained in hit cache block, the  
 requested word is selected using a selector  
 with the help of the word field.

→ If in step 2, no match is found, then this indicates  
 cache miss. <sup>Therefore</sup> ∴, the required block has to be brought  
 from main memory, deposited in the specified set  
 first, & the Targeted element is made available to the  
 processor. The cache Tag memory & the cache block  
 memory have to be updated accordingly.

