




Scanned By Camera Scanner




Scanned By Camera Scanner




Scanned By Camera Scanner




Scanned By Camera Scanner




Scanned By Camera Scanner




Scanned By Camera Scanner




Scanned By Camera Scanner




Scanned By Camera Scanner




Scanned By Camera Scanner



Scanned By Camera Scanner



Scanned By Camera Scanner



Scanned By Camera Scanner

priority - According to position of bits, in the negister.


mask register- Controls the status of each interoupt

interrupts while a higher-priority device is being serviced.


by program register, we can set/reset any bit in the mask register.

Bits in intermupt negister = Bits in mask negisten.

- -) AND gate for Interroypt & mask bit to produce four inputs to a projectly enlader.
- -) Intermupt recognized if corresponding mask bit is set to 1 by the program, priority encoder generates 2 bits of VAD, transferred to Cpu.
- -) Another output form encodern sets interrupt status in flip-flop IST of when an interrupt that's not masked occurs. Interrupt enable flip-flop IEN con be Set/cleaned by the program to provide an overall control oven the interrupt System.
- -) outputs of IEN, IST provides a Common interrupt signal for cpu.
- -) Interrupt acknowledgement signal from con enables




Scanned By Camera Scanner




(pu using programmed Ilo, it is fully ollupted of read/write operation, & Can't do other work. with DMA, (pu initiates the transferr, then it do other operations while transfer is in progress, & finally receives an interrupt from Pont Controller when the operation is done. Useful at any time, (pu can't keep up with rate of data transfer) when cpu needs to personn work while waiting for a relatively slow I/o data transferr. many the Systems use DMA, including disk drive Controllers, Sound Coords, used for introa-chip data transfer in multi-core processors, Computers with DMA can bransfer data to & from devices with much less (pu overhead, than computers w/o pm+ channels. A processing Element inside a multi-core processor Can transfer data to & from it's local memory without accuping it's processor time, allowing computation & data transfer


## Scanned By Camera Scanner



Scanned By Camera Scanner



Scanned By Camera Scanner



Scanned By Camera Scanner