


# UNIT-III Micro programmed Control and Input-output organisation

## Control memory

MC generates micro-instruction from the memory. Data can be (micro operation) accessed quickly than from memory.

## Address Sequencing

micro instruction, micro program, micro operation, control words.



③ In next step, micro operation generated used to exclude instruction fetched from memory.   
 Strings  $\& \& \& \&$   $\rightarrow$  Control word

## Incrementing of the Control Address register

micro programmed control unit, micro instructions  $\downarrow$  micro program


unconditional branch (depending on Status bit conditions) Conditional branch main memory

Users  $\rightarrow$  programs  $\downarrow$


machine Instructions & data  $\rightarrow$  memory

② Control memory through routine & using status address of operand.

① Computer on- First load initial address into Control address register with this we can execute instruction fetch routine.







### I/O interface:-

1. (peripherals)

P-selective

magnetic &

electro mechanical i-

Internal storage = CPU & memory

External devices = I/O-peripherals

CPU


(conversion of signals)

2. data transfer rate of peripheral devices slower & CPU is faster

3. Interface unit

↓ CPU & Input/output

⇒ I/O Bus and Interface module.








## I/O Commands:-

- Status Command - To check the status of the devices.
- Control Command - To perform read & write operations.
- Data input Command - To give data to Buffer Register.
- Data output Command - To take the data from Buffer Register.


## Memory Bus v/s I/O:-



Basic organization of a microprogrammed control unit.







### Computer peripheral device:-

input  
 Keyboard  
 optical pen  
 Joy Stick  
 Scanner  
 Bar code reader

output  
 Head phones  
 Head set  
 Screen  
 Laser printer  
 Inkjet printer  
 Speakers  
 plotter

Input & output I/O  
 Digital camera  
 pen drive  
 digital camera  
 CD/DVD  
 web cam  
 Fax  
 modem

### modes of Transfer:-

Programmed I/O

Interrupt initiated I/O


DMA  $\rightarrow$  Data memory Address

### Control unit:-

Generates timing & control signals for the operations of the computer. Control unit communicates with ALU & main memory. It controls transmission b/w




processor memory & various peripherals,  
 → programmed I/O:-



Sequence of bytes


each byte by 3 Steps can be transferred.

- Read the Status Register
- Check the Flag bit
- Read the Data Register.






⇒ Interrupt initiate I.b:-



Handwired Control:-

It is a mechanism of producing control signals using Finite state machines appropriately. It is designed as a Sequential logic circuit. The handwired control consists of a combinational circuit that outputs desired controls for decoding & encoding functions.





Routine  $\rightarrow$  group of <sup>micro</sup>Instructions.

mapping  $\rightarrow$  Transformation of instruction code bits to an address in control memory where the routine is located.

### Microprogrammed Controller

A control unit whose binary

control values are saved as words in memory.

A controller results in the instructions to be implemented by constructing a definite collection of signals at each system clock beat, when the bit is set,



the control signal is active.

### Advantages:-

- Systematic design,
- Simple to debug & design.
- Design of control unit much simpler.
- orderly and systematic design process.
- Used to control functions implemented in software & not hardware.
- more flexible.
- Used to complex function is carried out easily.

Instruction  
↓ ↓ ↓  
operations

- Ram signals to execute instructions, these signals can control micro-operations with a micro instruction.
- Next Address instruction generated.
- previous 2 steps done until all micro-instructions associated with the instruction in the set are executed.

### Dis advantages:-


- Adaptability is obtained at more cost.
- Slower than hardwired control unit.

### ⇒ modes of Transfer:-


cpu  
↓  
Read

Interrupt

### Interrupt initiated I/O:-



Interrupt  
Routine service  
IRs






## priority Interrupt

TO overcome Interrupt approaches:-  
Software  $\rightarrow$  Polling

Hardware  $\rightarrow$  Daisy chain  
 $\rightarrow$  parallel chain




CPU checks Every device based on priority

priority:-  $d_1 > d_2 > d_3$

Dis advantages:-

$\rightarrow$  Time Consuming


Daisy chain in priority method:-



This method includes a serial connection of all devices that request an interrupt. The device with the highest priority is located in the first position followed by lower priority devices up to the device



with the lowest priority which is situated in the chain.



Priority:-  
device 1 > device 2 > device 3

Interrupt Acknowledgement

=> Fasten the device, Lower the priority.

$P_1 = 1$ , VAD

$P_1 = 0$ , acknowledgement blocked

$P_0 = 1$ , next device

$P_0 = 0$ , ISR

$P_1 = 0$  &  $P_0 = 1$ , next device

$P_1 = 1$  &  $P_0 = 0$ , consumes

acknowledgement

device puts interrupt

=> parallel chain priority Interrupter

-> device sends INTR to


-> CPU sends INTRACK to device

-> If  $P_1 = 1$ , generates through DATA bus  
If  $P_1 = 0$ , at

-> If  $P_0 = 1$ , Sends to next device



If  $P_0 = 0$ , ISR.

into data bus of CPU.








## => Direct memory Address Control:-



## => PCI Express:-






✱

Memory

It uses a register whose

By pragma  
in the  
Bit



→ Intern  
Set to  
2 bit

→ Another flip-

flip-  
occ

Set

Con

→ ai

—2



priority - according to position of bits, in the register.

mask register - Controls the status of each interrupt request.

programmed to disable Low-priority interrupts while a higher-priority device is being serviced.

By program register, we can set/reset any bit in the mask register.

Bits in interrupt register = Bits in mask register.

- AND gate for Interrupt & mask bit to produce four inputs to a priority encoder.
- Interrupt recognized if corresponding mask bit is set to 1 by the program, priority encoder generates 2 bits of VAD, transferred to CPU.
- Another output from encoder sets interrupt status in flip-flop IST & when an interrupt that's not masked occurs, Interrupt enable flip-flop IEN can be set/cleared by the program to provide an overall control over the interrupt system.
- outputs of IEN, IST provides a common interrupt signal for CPU.
- Interrupt acknowledgement signal from CPU enables





the bus buffers in the output registers & VAD is placed into the data bus.

=> priority encoder:-

It is a circuit/Algorithm that compresses multiple binary inputs into a smaller number of outputs. They used to control interrupt requests by acting on highest priority interrupt.

4 to 2 priority encoder


$I_3$	$I_2$	$I_1$	$I_0$	$O_1$	$O_0$	$V$
0	0	0	0	x	x	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1



AND

NOT


OR



=> Direct memory access:-

It is a feature of Computer Systems that allow certain hardware Subsystems to access main System memory (Random-access memory) independently of CPU. DMA can also be used for memory copying/moving of data within memory.





CPU using programmed I/O, it is fully occupied of read/write operation, & can't do other work. With DMA, CPU initiates the transfer, then it do other operations while transfer is in progress & finally receives an interrupt from DMA controller, when the operation is done. Useful at any time, CPU can't keep up with rate of data transfer/ when CPU needs to perform work while waiting for a relatively slow I/O data transfer. Many H/W Systems use DMA, including disk drive controllers, Sound cards. Used for intra-chip data transfer in multi-core processors. Computers with DMA can transfer data to & from devices with much less CPU overhead, than computers w/o DMA channels. A processing element inside a multi-core processor can transfer data to & from its local memory without occupying its processor time, allowing computation & data transfer



to proceed in parallel.




DMA can offload expensive memory operations such as large copies/scatter-gather operations, from CPU to dedicated DMA engine.

Ex:- I/O Acceleration Technology,

DMA is of interest in network-on-chip & in-memory computing architectures.

=> Input-output processor:-

Iop is like a CPU that handles the details of I/O operations. more Equipped with facilities than those are available in typical DMA Controller. Iop can fetch & execute its instructions that are specifically designed to characterize I/O transfers. In addition to I/O related tasks it can do other processing tasks like Arithmetic, logic, branching & code translation. main memory unit takes the pivotal role. It communicates with processor by the means of DMA.




-> Input

-> Iop is  
store d  
I/O  
Sys

=> PCI





→ Input devices can directly access to main memory w/o intervention by processor in I/O processor based systems.

→ Used to address problems that arises in ~~input devices~~


→ Iop is a specialised processor which loads & store data into memory along with execution of I/O instructions. Acts as an interface between System & devices.

Comm's → processor to memory ~~communication~~  
processor to I/O ~~communication~~

=> PCI Express:-

Peripheral Component Interconnect is a local computer bus for attaching hardware devices in a computer & is part of the PCI local Bus Standard.





To install ethernet & remote cards.

Advantages:-

→ Interface a greatest of 5 components to PCI & you'll be able more supplant each of them by settled gadgets on the other hand.

→ Diff. PCIs on same computer.

→ PCI improve speed of exchanges from 33MHz to 133MHz (with transfer rate of 1Gb/sec).

→ PCI can handle gadgets employing a greatest of 5 volts & pins utilized can exchange more than one flag through one stick.

Dis advantages:-

→ PCI Graphics Card can't get to System mem  
→ PCI don't support pipeline.