




flag_register:flag_register_inst carry_flag~reg0 > CLK carr Q ENA 1'h0 SCLR CLRN sign_flag~reg0 7 clk > CLK sign Q set ..0] ENA 1'h0 SCLR CLRN zero_flag~reg0 Equal0 7:0 A[7..0] OUT 8'h0 B[7..0] > CLK ıgs zerc ENA 1'h0 SCLR CLRN








Reg_file 1/2




Reg_file 2/2







pipo:u_pipo2 q[0]~reg[7..0] d[7..0] clk q[7..0] ce **ENA** 8'h0 **CLRN** rst



Source State	Destination State	Condition
1 EXECUTE	FETCH	$\label{laways3} \hfill\hfil\$
2 EXECUTE	EXECUTE_2	$(two_operand_math).(from_in[8]) + (two_operand_math).(from_in[8]).(from_in[9]).(f$
3 EXECUTE	WRITE_BACK	$(always 3). (!two_operand_math) + (always 3). (two_operand_math). (rom_in[8]). (!rom_in[10]). (!rom_in[11])$
4 EXECUTE_2	WRITE_BACK	
5 FETCH	EXECUTE	
6 WRITE_BACK	FETCH	