INFORME DE PROYECTO CONTROL DE VELOCIDAD DE AUTO EN VHDL

Alumno: Patricio Germán Silva* Profesor: Germán Hatchmann**

Introducción a VHDL Ingeniería en Mecatrónica

5 de diciembre de 2024

^{*}Correo electrónico: silvap@fcal.uner.edu.ar

^{**}Correo electrónico: hachmanng@fcal.uner.edu.ar

Índice

Introducción 1.1. Herramientas
Diseño de la solución 2.1. EL puente H L293D 2.2. Puertos de I/O 2.3. Esquemático general
Módulos 3.1. UaRx 3.2. UaTx 3.3. CommProtRx 6. 3.4. DecodeCmd 3.5. HBridgeCtrl 9. 3.6. ToDisplay 3.6. ToDisplay 10. 3.7. Módulos auxiliares 3.7. Módulos auxiliares 11. 3.7.1. ModuleCounter 3.7.2. Counter 12. 3.7.3. BaudRateGen 3.7.4. TTrigger 12. 3.7.5. PwmGen 3.7.5. PwmGen 13. 3.7.6. HexToSevSeg
Simulación 14
Prueba en la placa de desarrollo Arty A7-100T
Conclusiones 17
Anexos: Archivos VHDL 7.1. Archivo BaudRateGen.vhd

7.13. Archivo UaRx.vhd	36
7.14. Archivo UaTx.vhd	38
Anexos: Archivos de TESTBENCH	40
8.1. Archivo BaudRateGen_tb.vhd	40
8.2. Archivo CommProtRx_tb.vhd	42
8.3. Archivo Counter_tb.vhd	45
8.4. Archivo DecodeCmd_tb.vhd	47
8.5. Archivo HBridgeCtrl_tb.vhd	50
8.6. Archivo HexToSevSeg_tb.vhd	52
8.7. Archivo IMain_tb.vhd	53
8.8. Archivo ModuleCounter_tb.vhd	57
8.9. Archivo PwmGen_tb.vhd	59
8.10. Archivo ToDisplay_tb.vhd	61
8.11. Archivo TTrigger_tb.vhd	62
8.12. Archivo Uart_tb.vhd	64
8.13. Archivo UaRx_tb.vhd	67
8.14. Archivo UaTx_tb.vhd	69
	8.1. Archivo BaudRateGen_tb.vhd 8.2. Archivo CommProtRx_tb.vhd 8.3. Archivo Counter_tb.vhd 8.4. Archivo DecodeCmd_tb.vhd 8.5. Archivo HBridgeCtrl_tb.vhd 8.6. Archivo HexToSevSeg_tb.vhd 8.7. Archivo IMain_tb.vhd 8.8. Archivo ModuleCounter_tb.vhd 8.9. Archivo PwmGen_tb.vhd 8.10. Archivo ToDisplay_tb.vhd 8.11. Archivo TTrigger_tb.vhd 8.12. Archivo Uart_tb.vhd 8.13. Archivo UaRx_tb.vhd

1. Introducción

Se realizará el diseño, descripción en VHDL y simulación de un sistema capaz de realizar el control de un auto bimotor seguidor de linea. El diseño debe contemplar:

- Control de dirección y velocidad para un driver L293D.
- Control de un display de siete segmentos donde se muestra información de velocidad y modo de funcionamiento.
- Comunicación mediante interfaz UART y protocolo rs232 (TTL) con una velocidad de 9600 baudios, 8 bits, de datos, 1 bit de stop, sin paridad, sin control de flujo. Solo se requiere recepción.
- Para la comunicación se agrega una capa de protocolo, de frame de ancho fijo, compuesto por un byte de header, un byte de comando, dos bytes de datos y un byte de tráiler, sin suma de comprobación.

1.1. Herramientas

Para el desarrollo se utiliza el software Xilinx Vivado 2024.1. Por ultimo, se comprobará el correcto funcionamiento del desarrollo en una placa DIGILENT Artix-7 FPGA modelo Arty A7-100T (xc7a100tcsg324-1).



Figura 1: DIGILENT Artix-7 FPGA modelo Arty A7-100T

Los comandos son los siguientes:

COMANDO	Descripción
D000Z	STOP
D1nnZ	Velocidad Motor Derecho.
	nn = 10 a 90 en pasos de a 5.
D2nnZ	Velocidad Motor Izquierdo.
	nn = 10 a 90 en pasos de a 5.
D3nnZ	Selecciona la velocidad media para recorrer la pista.
	nn = 10 a 90 en pasos de a 5.
D4sxZ	Simulador de sensores.
	s: Simula Sensores encendidos. x: Cualquier valor.
D5sxZ	Selecciona modo de control.
	s: 0 Control desde PC s: 1 Control con sensores. x: Cualquier valor

2. Diseño de la solución

El diseño se lleva a cabo de forma modular, cada módulo (entity) tiene un fin específico para cada tarea:

- UaRx: modulo Uart RX para la recepción desde la PC
- UaTx: modulo Uart TX, cuya finalidad es hacer echo de la información recibida por UaRx.
- CommProtRx: modulo que valida un paquete del protocolo de comunicación, e incorpora una detección de timeout.
- DecodeCmd: Interpreta los comandos recibidos.
- HBridgeCtrl: recibe una dirección y velocidad y genera una salida PWM según los parámetros establecidos.
- ToDisplay: Envia información a un display de 7 segmentos con punto decimal
- Módulos auxiliares: módulos contadores, generadores de baud rate y PWM y decodificadores de 7 segmentos.
- EL modulo principal IMain que instancia los módulos y los interconecta.

2.1. EL puente H L293D

EL integrado **L293D** es un doble puente H para el control de pequeños motores (estrictamente es un cuádruple medio puente H).




Figura 2: Pinout del integrado L293D

Por cada puente H posee dos entradas de dirección y una entrada Enable, se lo puede controlar mediante PWM para variar la potencia de los motores, típicamente las entradas de dirección 1A y 2A para el motor 1 (pines 2 y 7) y 3A y 4A (pines 10 y 15) se alimentan con tensión constante y la señal PWM se envía a la entrada Enable de cada puente H, 1,2EN para el motor 1 (pin 1) y 3,4EN para el motor 2 (pin 9)

Pin Functions

P	IN	TYPE	PESCOPIETION	
NAME	NO.	TYPE	DESCRIPTION	
1,2EN	1	1	Enable driver channels 1 and 2 (active high input)	
<1:4>A	2, 7, 10, 15	1	Driver inputs, noninverting	
<1:4>Y	3, 6, 11, 14	0	Driver outputs	
3,4EN	9	1	Enable driver channels 3 and 4 (active high input)	
GROUND	4, 5, 12, 13	_	Device ground and heat sink pin. Connect to printed-circuit-board ground plane with multiple solid vias	
V _{CC1}	16	_	5-V supply for internal logic translation	
V _{CC2}	8	_	Power VCC for drivers 4.5 V to 36 V	

Figura 3: Función de los pines del integrado L293D

La conexión del integrado a los motores puede hacerse del siguiente modo




Figura 4: Ejemplo de conexión para el integrado L293D

El comportamiento segun el nivel de tension en cada pin de entrada es el siguiente

Table 3. Bidrectional DC Motor Control

EN	1A	2A	FUNCTION ⁽¹⁾
Н	L	Н	Turn right
Н	Н	L	Turn left
Н	L	L	Fast motor stop
Н	н	н	Fast motor stop
L	X	X	Free-running motor stop


Figura 5: Comportamiento integrado L293D

2.2. Puertos de I/O

NOMBRE	DIRECCION	PIN	HEADER	DESCRIPCION
pilMClk	IN	E3	_	Clock de sistema 100MHz
pilMEna	IN	A8	SW0	Enable
pilMRst	IN	C11	SW1	Reset
pilMRx	IN	A9	_	Salida al puerto TX del PC
piIMSensors[0]	IN	B8	BTN0	Simula sensor externo izquierdo
piIMSensors[1]	IN	B9	BTN1	Simula sensor interno izquierdo
pilMSensors[2]	IN	C9	BTN2	Simula sensor interno derecho
piIMSensors[3]	IN	D9	BTN3	Simula sensor externo derecho
poIMDirMD[0]	OUT	J5	LED4	Dir 1A
poIMDirMD[1]	OUT	H5	LED5	Dir 2A
poIMDirMI[0]	OUT	T10	LED6	Dir 3A
polMDirMI[1]	OUT	Т9	LED7	Dir 4A
polMDot	OUT	U11	IO26	Punto decimal del display de 7 segmentos
poIMPowerMD	OUT	N17	IO40	Salida PWM derecho – 100Hz
poIMPowerMI	OUT	P18	IO41	Salida PWM izquierdo – 100Hz
poIMSevSeg[0]	OUT	V16	IO33	Display – Segmento A
poIMSevSeg[1]	OUT	M13	IO32	Display – Segmento B
poIMSevSeg[2]	OUT	R10	IO31	Display – Segmento C
poIMSevSeg[3]	OUT	R11	IO30	Display – Segmento D
poIMSevSeg[4]	OUT	R13	IO29	Display – Segmento E
poIMSevSeg[5]	OUT	R15	IO28	Display – Segmento F
poIMSevSeg[6]	OUT	P15	IO27	Display – Segmento G
polMStat	OUT	G6	LED0_R	200ms blink en cada comando valido
polMTx	OUT	D10	_	Salida al puerto RX del PC

2.3. Esquemático general

Todos los módulos son instanciados e interconectados dentro del bloque principal IMain, el diseño general es el siguiente:



3. Módulos

Cada modulo es desarrollado y testeado de forma independiente, a continuación se describen los módulos desarrollados:

3.1. UaRx

Formado por una maquina de estado y un generador de baudrate. El puerto RX conectado a un conversor UART recibe desde la PC paquetes de datos de 8 bits a 9600 baudios, sin control de paridad ni control de flujo, con 1 bit de stop, totalizando un PDU de 10 bytes. Cuando un nuevo dato se recibe se genera un pulso de 1 clock de duración que notifica el evento.




Figura 6: Esquemático del módulo UaRx

El diseño contempla un error de baudrate del 3.5 %, y la recepción de un nuevo bit de start de hasta un 45 % antes de finalizar el periodo de bit stop del PDU anterior.

El generador de baudrate genera, tras un reset, un primer pulso de un periodo T/2

3.2. UaTx

Formado por una maquina de estado y un generador de baudrate. El puerto TX conectado a un conversor UART envía a la PC paquetes de datos con la misma especificación que el modulo UaRx. El envío de un nuevo paquete de datos se inicia mediante un pulso en el puerto piUaTxDataReady, cuando se finaliza el envío el modulo notifica con un pulso de un clock de duración-




Figura 7: Esquemático del módulo UaTx

El diseño contempla iniciar el envío de un nuevo paquete de datos durante el envío del bit de stop del PDU anterior.

3.3. CommProtRx

Formado por una maquina de estado y un temporizador de tipo TTrigger, por cada PDU RX recibido analiza si conforma un paquete de protocolo válido, y genera un pulso de clock, poniendo el byte de comando y los dos bytes de datos en el bus de salida.




Figura 8: Esquemático del módulo CommProtRx

Si el periodo entre la recepción de los bytes desde el modulo RX en algún momento supera los 100ms, se dispara el trigger de timeout y la detección del paquete de protocolo se reinicia.

3.4. DecodeCmd

Cuando se recibe un comando en CommProtRx el mismo se interpreta en este modulo, si el comando corresponde a un comando válido, se interpreta los datos de entrada y se modifica el estado de los motores o sensores si corresponde.

El módulo incorpora un contador de modulo que controla y ajusta la velocidad de los motores cada 10ms según el valor de los sensores, para cuando estos operan en modo automático. Este control periódico no es necesario por tratarse de un control con un valor de corrección fijo, que es aún mas básico de que un control proporcional, pero si lo seria si se incorpora un control PD o PID.




Figura 9: Esquemático del módulo DecodeCmd

A la lista de comandos se agrega el comando D6nsZ que indica la direccion de giro de cada motor, que se indican el los 2 ultimos bits menos significativos del primer byte de datos.

3.5. HBridgeCtrl

Al recibir un pulso en el puerto set, el módulo registra las entradas duty cycle y dirección de giro, y mediante un modulo PwmGen genera una salida Pwm y setea las salidas de dirección. El diseño posee dos módulos HBridgeCtrl, uno para cada motor.




Figura 10: Esquemático del módulo HBridgeCtrl

El módulo almacena internamente el Duty Cylcle y direccion, por lo que no es necesario mantener los valores en el puerto de entrada. Adicionalmente, este modulo tiene como salida los valores actuales de duty cycle y direccion almacenados, para que sean tomados por el modulo ToDisplay.

3.6. ToDisplay

Tiene como entradas la dirección y duty cycle de cada motor además del modo de operación actual del auto, y mediante un modulo Counter muestra de manera cíclica durante 0.5 segundos los valores de salida, del siguiente modo y en el siguiente orden:

- 1. La letra A
- 2. La decena de la velocidad del motor Derecho, por ejemplo para un 85 % muestra el numero 8
- 3. El punto decimal, para el caso donde el duty cycle es $5\,\%$ en exceso a la decena, para $85\,\%$ se muestra el punto, para $80\,\%$ no se muestra.
- 4. La letra b
- 5. El duty cilce del motor Izquierdo, del mismo modo que para el motor Derecho
- 6. La letra F
- 7. El modo de control, **0** para modo **desde PC** o 1 para modo **desde sensores**.

La salida de este módulo es un valor hexadecimal de 4 bits mas una salida para el punto, la salida debe decodificarse para poder ser mostrada.




Figura 11: Esquemático del módulo ToDisplay

3.7. Módulos auxiliares

Son módulos de índole mas genérica, muchos de ellos son variaciones de contadores de modulo ajustados al propósito que se busca.

Esto es porque, a diferencia de un programa destinado a generar código ejecutable donde la modularización mediante funciones permite reducir notablemente el tamaño del programa en memoria, en hardware no se posee esta ventaja, un mismo modulo que se instancia dos veces da como resultado dos implementaciones independientes dentro del FPGA. Por esto puede resultar conveniente que cada diseño se ajuste exactamente a lo necesario.

3.7.1. ModuleCounter

Diseño básico de un contador de módulo. Se tiene como entrada una señal de clock, un contador interno mantiene un valor que se incrementa con cada clock, cuando se alcanza la cantidad configurada por diseño se genera un pulso de salida y reinicia la cuenta.




Figura 12: Esquemático del módulo ModuleCounter

Este diseño lo utiliza el modulo DecodeCmd para realizar la actualización de la velocidad de los motores segun la lectura de los sensores.

3.7.2. Counter

Se trata de un modulo que engloba un contador mas un contador de modulo. La salida es un bus de N bits que se va incrementando cada vez que el contador de modulo interno alcanza su valor.




Figura 13: Esquemático del módulo Counter

Es utilizado por el modulo ToDisplay para rotar entre los valores a mostrar en el display de siete segmentos.

3.7.3. BaudRateGen

Genera los pulsos de sincronización de baudios para los módulos UaRx y UaTx, se preconfigura con los valores de **Max** y **First**, el primer pulso generado tras un reset es de **First** cantidad de clocks mientras que el resto es de **Max** cantidad de clocks.




Figura 14: Esquemático del módulo BaudRateGen

EL modulo UaTx no requiere que el primer pulso sea de menor duración por lo que su configuración para ese caso es Max = First

3.7.4. TTrigger

Un contador de modulo, pero donde su salida no es un pulso sino que queda latcheada en alto cuando se alcanza el valor configurado. Se vuelve a low tras un reset y la cuenta se reinicia.




Figura 15: Esquemático del módulo TTrigger

Es utilizado por el modulo CommProtRx para detectar timeout.

3.7.5. PwmGen

Genera una salida PWM de periodo y resolución variable.




Figura 16: Esquemático del módulo PwmGen

3.7.6. HexToSevSeg

Decodifica un Hexadecimal de 4 bits en su correspondiente valor de 7 bits para un display de 7 segmentos.




Figura 17: Esquemático del módulo HexToSevSeg

4. Simulación

Cada modulo se desarrollo con su propio testbench y, adicionalmente, se desarrolló un testbench para la implementación completa, de modo de visualizar el comportamiento global.



Figura 18: Simulación del sistema

La simulación consiste en enviar una serie de comandos y ver la respuesta del sistema con un tiempo de espera entre ellos, la respuesta es la esperada. Los comandos son los siguientes:

- 1. Seteo de la velocidad del Motor Derecho a 55 % y velocidad Motor izquierdo al 20 %.
- 2. Seteo a modo automático, aplicando velocidad media 40 % y sensores físicos con lectura 0110
- 3. Cambio en estado de los sensores a 1100, se espera un incremento en $20\,\%$ del PWM derecho y reducción en $10\,\%$ del Izquierdo
- 4. Cambio en estado de los sensores 1000, se espera un 100 % en el PWM derecho y 0 % en el izquierdo.
- 5. Cambio a modo de control 1: desde PC, control simulado de sensores a 0011.
- 6. Control simulado de sensores a 1100
- 7. Velocidad media del 75 %
- 8. Control manual de sensores a 0110

La siguiente imagen muestra el detalle de la simulación durante la recepción del segundo comando, que hace el seteo a modo automático, aplicando velocidad media 40 %.

El modulo UaRx recibe los bytes mediante rs232, el modulo UaTx responde con cada byte recibido. Una vez que el modulo CommProtRx detecta un paquete de protocolo válido dispara el modulo TTrigger que mantiene en alto la salida poMIStat, conectada al led de la placa $\textbf{LED0}_{-}\textbf{R}$ y se modifica el valor de salida PWM para los dos motores




Figura 19: Simulación del sistema - Detalle de la recepción de un comando

5. Prueba en la placa de desarrollo Arty A7-100T

A continuación se muestra el funcionamiento sobre la placa **Arty A7-100T**, el displey muestra la velocidad del motor Derecho, que se encuentra al **10**%




Figura 20: Velocidad del motor Derecho

En la siguiente imagen se muestra en un osciloscopio la salida PWM para el motor Derecho, con un Duty Cycle de $10\,\%$ y una frecuencia de 100Hz




Figura 21: PWM del motor Derecho

6. Conclusiones

El desarrollo del control para el auto seguidor de línea en VHDL permitió integrar y aplicar conceptos fundamentales del diseño digital combinacional y secuencial, como el diseño y uso de módulos UART, PWM, maquinas de estado y contadores, que jugaron un papel clave en la generación de señales de control y temporización. Este proyecto consolidó el conocimiento técnico y ofreció una perspectiva práctica sobre cómo los sistemas digitales interactúan con el entorno físico.

Uno de los principales desafíos enfrentados fue la sincronización, particularmente en el módulo de recepción (RX) del UART en el lado del FPGA, donde se identificaron problemas relacionados con el manejo de señales asíncronas y la aplicación de diferentes técnicas de programación para solucionar problemas de metaestabilidad, superar los desafíos que implican la depuración en un entrono de desarrollo de este tipo y lograr asi la correcta alineación temporal de los datos recibidos

En conclusión, este proyecto cumplió con los objetivos planteados, superando desafíos técnicos significativos y proporcionando posibles mejoras a futuro, como podría ser la implementación de algoritmos de control PID en lugar de un control de valor fijo.

7. Anexos: Archivos VHDL

7.1. Archivo BaudRateGen.vhd

```
2
     -- Company:
3
     \it -- Engineer:
4
     -- Create Date: 10/17/2024 05:32:34 PM
5
6
     -- Design Name:
     -- Module Name: BaudRateGen - Behavioral
7
     -- Project Name:
8
9
     -- Target Devices:
10
     -- Tool Versions:
     -- Description: contador de modulo que genera un pulso de inizializacion de
11
12
                       1/2 periodo y luego continua a periodo configurado
13
     -- Dependencies:
14
15
     -- Revision:
16
     -- Revision 0.01 - File Created
17
     -- Additional Comments:
18
19
20
21
22
23
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
24
25
26
     use ieee.numeric_std.all;
27
28
     entity BaudRateGen is
29
       Generic (NBits: natural := 25;
                 Max: natural := 25000000;
                                                    -- Periodo
30
                 First: natural := 13500000);
                                                   -- subperiodo para el primer pulso
        Port ( piBRGClk : in STD_LOGIC;
32
33
                  piBRGEna : in STD_LOGIC;
                 piBRGRst : in STD_LOGIC;
34
                  poBRGO : out STD_LOGIC
35
36
            );
     end BaudRateGen;
37
38
39
     architecture A_BaudRateGen of BaudRateGen is
40
41
     signal auxCount: unsigned(NBits-1 downto 0) := to_unsigned(0, NBits);
42
43
     begin
44
45
         process(auxCount, piBRGClk, piBRGEna, piBRGRst)
46
             if rising_edge(piBRGClk) then
                if piBRGRst = '1' then
48
                     auxCount <= to_unsigned(First, NBits);</pre>
49
                 elsif piBRGEna = '1' then
50
                    if auxCount = to_unsigned(0, NBits) then
51
52
                        auxCount <= to_unsigned(Max-1, NBits);</pre>
53
                       auxCount <= auxCount - to_unsigned(1, NBits);</pre>
54
                     end if;
55
                end if;
56
57
             end if;
58
        end process;
59
        poBRGO <= '0' when piBRGRst = '1' else
60
                   'O' when piBRGEna = 'O' else
61
                   '1' when auxCount = to_unsigned(0, NBits) else '0';
62
64
     end A_BaudRateGen;
65
```

7.2. Archivo CommProtRx.vhd

```
1
2
     -- Company:
3
     -- Engineer:
4
     -- Create Date: 11/01/2024 04:37:44 PM
5
     -- Design Name:
6
     -- Module Name: CommProtRx - Behavioral
7
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description: Protocolo de frame de ancho fijo, 1 byte de header
12
                     1 byte de trailer, sin checksum - Receiver
13
14
     -- Dependencies:
15
16
     -- Revision:
     -- Revision 0.01 - File Created
17
     -- Additional Comments:
19
20
21
22
23
     library IEEE;
24
     use IEEE.STD_LOGIC_1164.ALL;
25
26
     -- Uncomment the following library declaration if using
27
     -- arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
28
     -- Uncomment the following library declaration if instantiating
30
31
     -- any Xilinx leaf cells in this code.
     --library UNISIM;
32
     --use UNISIM. VComponents.all;
33
34
     entity CommProtRx is
35
         Generic(HEADER_CHAR : NATURAL := 68;
                                                                                -- D
36
37
                  TRAILER_CHAR : NATURAL := 90;
                  TIMEOUT: NATURAL := 1000000);
                                                                                -- Timeout en ciclos de reloj, si no se
38
                  \hookrightarrow completó un paquete se resetea la comunicación
39
         Port ( piCPRxClk : in STD_LOGIC;
                                                                                -- clock
                  piCPRxRst : in STD_LOGIC;
                                                                                -- Reset
40
41
                  piCPRxEna : in STD_LOGIC;
                                                                                -- Enable
42
                  piCPRxRdy : in STD_LOGIC;
                                                                                -- Caracter de entrada listo
                  piCPRxRx : in STD_LOGIC_VECTOR(7 downto 0);
                                                                                -- Byte de entrada
43
                  poCPRxCmd : out STD_LOGIC_VECTOR(7 downto 0);
                                                                                -- Comnado, 1 byte
                  poCPRxData : out STD_LOGIC_VECTOR(15 downto 0);
                                                                                -- Dato, 2 byte
45
                                                                                -- Se recibió un nuevo paquete de comando
46
                  poCPRxC : out STD_LOGIC
47
     end CommProtRx;
48
49
     architecture A_CommProtRx of CommProtRx is
50
51
     Type TStates is (S0, S1, S2, S3, S4);
     signal state, next_state: TStates;
     signal cmd, r_cmd: STD_LOGIC_VECTOR(7 downto 0);
53
     signal data, r_data: STD_LOGIC_VECTOR(15 downto 0);
54
55
     signal tout: STD_LOGIC := '0';
     signal rxrdy: STD_LOGIC := '0';
56
57
58
     begin
59
61
         instTTrigger: entity work.TTrigger(A_TTrigger)
             generic map(NBits => 20, Max => TIMEOUT)
62
63
             port map(piTTClk => piCPRxClk, piTTEna => piCPRxEna, piTTRst => piCPRxRdy, poTTO => tout);
64
65
         SYNC_PROC : process(piCPRxClk)
66
67
         begin
             if rising_edge(piCPRxClk) then
68
                 rxrdy <= piCPRxRdy;</pre>
69
                  if (piCPRxRst = '1') or (tout = '1') then
70
71
                      state <= S0;
72
73
                      state <= next_state;</pre>
74
                      r cmd <= cmd:
                      r_data <= data;
75
```

```
end if;
 78
           end process;
 79
 80
           NEXT_STATE_DECODE : process (state, rxrdy)
 81
 82
           begin
               cmd <= r_cmd;</pre>
 83
               data <= r_data;</pre>
 84
 85
               poCPRxC <= '0';</pre>
               next_state <= state;</pre>
 86
               case (state) is
 87
 88
                    when SO \Rightarrow -- Header
                        if rxrdy = '1' then
 89
                             if piCPRxRx = STD_LOGIC_VECTOR(to_unsigned(HEADER_CHAR, 8)) then
 90
 91
                                 next_state <= S1;</pre>
 92
                             else
 93
                                 next_state <= S0;</pre>
 94
                             end if;
                         end if;
 95
 96
                    when S1 =>
                        if rxrdy = '1' then
 97
                             cmd <= piCPRxRx;</pre>
 98
99
                             next_state <= S2;</pre>
100
                        end if;
101
                    when S2 =>
                        if rxrdy = '1' then
102
                             data(15 downto 8) <= piCPRxRx;</pre>
103
104
                             next_state <= S3;</pre>
                        end if;
105
106
                    when S3 =>
                         if rxrdy = '1' then
107
                             data(7 downto 0) <= piCPRxRx;</pre>
108
109
                             next_state <= S4;</pre>
110
                        end if;
                    when S4 \Rightarrow --Trailer
111
                        if rxrdy = '1' then
                             if piCPRxRx = STD_LOGIC_VECTOR(to_unsigned(TRAILER_CHAR, 8)) then
113
114
                                 poCPRxC <= '1';</pre>
                             end if;
115
116
                             next_state <= S0;</pre>
117
                         end if;
                    when others =>
118
119
                        next_state <= S0;</pre>
120
               end case;
121
           end process;
122
123
           poCPRxCmd <= r_cmd;</pre>
124
125
           poCPRxData <= r_data;</pre>
126
127
      end A_CommProtRx;
```

7.3. Archivo Counter.vhd

```
2
      -- Company:
3
     -- Engineer:
4
     -- Create Date: 10/04/2024 04:14:28 PM
5
6
     -- Design Name:
     -- Module Name: Counter - Behavioral
7
     -- Project Name:
9
     -- Target Devices:
     -- Tool Versions:
10
11
     -- Description: Contador con divisor
12
     -- Cada Max numero de clocks va ciclando poCTRV entre O y NVal
13
14
     -- Dependencies:
15
     -- Revision:
16
     -- Revision 0.01 - File Created
17
      -- Additional Comments:
18
19
20
21
22
23
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
^{24}
      -- Uncomment the following library declaration if using
26
27
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
28
29
30
     -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
31
     --library UNISIM;
32
     --use UNISIM. VComponents.all;
33
34
35
     entity Counter is
     Generic (NBitsMax: natural := 28;
36
               NBitsVal: natural := 2;
37
38
               Max: natural := 100000000;
               NVal: natural := 4);
39
40
         Port ( piCTRClk : in STD_LOGIC;
                 piCTREna : in STD_LOGIC;
41
                 piCTRRst : in STD_LOGIC;
42
43
                 poCTRO : out std_logic;
44
                 poCTRV : out std_logic_vector(NBitsVal-1 downto 0));
     end Counter;
45
46
47
     architecture A_Counter of Counter is
48
49
     signal count : unsigned(NBitsMax-1 downto 0) := TO_UNSIGNED(0, NBitsMax);
50
     signal val : unsigned(NBitsVal-1 downto 0) := TO_UNSIGNED(0, NBitsVal);
51
         process(piCTRClk, piCTREna, piCTRRst)
52
53
         begin
              if piCTRRst = '1' then
54
                  count <= TO_UNSIGNED(0, NBitsMax);</pre>
55
                  val <= TO_UNSIGNED(0, NBitsVal);</pre>
56
              elsif rising_edge(piCTRClk) and piCTREna = '1' then
57
                  count <= count + TO_UNSIGNED(1, NBitsMax);</pre>
58
59
                  if count = TO_UNSIGNED(Max-1, NBitsMax) then
                       count <= TO_UNSIGNED(0, NBitsMax);</pre>
60
                       val <= val + TO_UNSIGNED(1, NBitsVal);</pre>
61
62
                       if val = TO_UNSIGNED(NVal-1, NBitsVal) then
63
                          val <= TO_UNSIGNED(0, NBitsVal);</pre>
                       end if;
64
                  end if;
              end if;
66
67
         end process;
68
         poCTRO <= '1' when count = TO_UNSIGNED(Max-1, NBitsMax) else '0';</pre>
69
         poCTRV <= std_logic_vector(val);</pre>
70
     end A_Counter;
71
```

7.4. Archivo DecodeCmd.vhd

```
1
2
     -- Company:
3
     -- Engineer:
4
     -- Create Date: 11/08/2024 04:03:04 PM
5
     -- Design Name:
6
7
     -- Module Name: DecodeCmd - Behavioral
8
     -- Project Name:
     -- Target Devices:
9
     -- Tool Versions:
10
     -- Description:
11
12
13
     -- Dependencies:
14
15
     -- Revision:
16
     -- Revision 0.01 - File Created
     -- Additional Comments: Interpreta comandos de entrada y ejecuta
17
18
19
20
21
     library IEEE;
22
23
     use IEEE.STD_LOGIC_1164.ALL;
24
     -- Uncomment the following library declaration if using
25
26
     -- arithmetic functions with Signed or Unsigned values
27
     use IEEE.NUMERIC_STD.ALL;
28
     -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
30
31
     --library UNISIM;
     --use UNISIM. VComponents.all;
32
33
34
     entity DecodeCmd is
         Generic( POWER_SEL_WIDTH: NATURAL:=7;
35
                                                   -- Ancho en bits del selector de PWM
                  CTRL_PERIOD: NATURAL:=1000000); -- Timepo de actualización de la velocidad
36
37
         Port ( piDCMDClk : in STD_LOGIC;
                 piDCMDRst : in STD_LOGIC;
38
39
                 piDCMDEna : in STD_LOGIC;
40
                 piDCMDCmdRdy: in STD_LOGIC; -- Recibido nuevo comando
                 piDCMDCmd : in STD_LOGIC_VECTOR(7 downto 0);
41
42
                 piDCMDData : in STD_LOGIC_VECTOR (15 downto 0);
43
                 piDCMDSensors: in STD_LOGIC_VECTOR(3 downto 0);
                 poDCMDSetMD : out STD_LOGIC;
44
                 poDCMDDirSelMD : out STD_LOGIC;
45
                 poDCMDPowerSelMD: out STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
46
47
                 poDCMDSetMI : out STD_LOGIC;
48
                 poDCMDDirSelMI : out STD_LOGIC;
                 poDCMDPowerSelMI: out STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
49
50
                 poDCMDMode: out STD_LOGIC
51
     end DecodeCmd;
52
53
     architecture A_DecodeCmd of DecodeCmd is
54
55
         constant CMD_STOP: STD_LOGIC_VECTOR(7 downto 0) := STD_LOGIC_VECTOR(TO_UNSIGNED(48, 8));
56
                                                                                                                 -- 0x30 -> '0'
         constant CMD_VEL_MOTOR_DER: STD_LOGIC_VECTOR(7 downto 0) := STD_LOGIC_VECTOR(TO_UNSIGNED(49, 8));
                                                                                                                 -- 0x31 -> '1'
57
                                                                                                                 -- 0x32 -> '2'
         constant CMD_VEL_MOTOR_IZQ: STD_LOGIC_VECTOR(7 downto 0) := STD_LOGIC_VECTOR(TO_UNSIGNED(50, 8));
58
                                                                                                                 -- 0x33 -> '3'
59
         constant CMD_VEL_MEDIA: STD_LOGIC_VECTOR(7 downto 0) := STD_LOGIC_VECTOR(TO_UNSIGNED(51, 8));
         constant CMD_SIM_SENSOR: STD_LOGIC_VECTOR(7 downto 0) := STD_LOGIC_VECTOR(TO_UNSIGNED(52, 8));
                                                                                                                 -- 0x34 -> '4'
60
         constant CMD_MODE: STD_LOGIC_VECTOR(7 downto 0) := STD_LOGIC_VECTOR(TO_UNSIGNED(53, 8));
                                                                                                                 -- 0x35 -> '5'
62
         constant CMD_DIR: STD_LOGIC_VECTOR(7 downto 0) := STD_LOGIC_VECTOR(TO_UNSIGNED(54, 8));
                                                                                                                 -- 0x36 -> '6',
         \hookrightarrow el seteo de la direccion no se aplica en modo manual, para que se aplique hay que setear velocidad nuevamente
63
         constant PC_CONTROL_MODE: STD_LOGIC := '0';
         constant SENSORS_CONTROL_MODE: STD_LOGIC := '1';
64
65
         signal power : STD_LOGIC_VECTOR(7 downto 0);
66
         signal avg_power, fpower, lpower: UNSIGNED(7 downto 0);
67
         signal sensors: STD_LOGIC_VECTOR(3 downto 0);
68
         signal clk10ms: STD_LOGIC;
69
         signal mode: STD_LOGIC := '1'; -- Modo 1: control por sensores
70
         signal auto, stop, dirMD, dirMI: STD_LOGIC := '0';
71
72
73
         -- LATCH
         signal r_CmdRdy : STD_LOGIC; -- Recibido nuevo comando
74
         signal r_Cmd : STD_LOGIC_VECTOR(7 downto 0);
75
         signal r_Data : STD_LOGIC_VECTOR (15 downto 0);
```

```
77
78
      begin
79
           -- Tiempo de actualizacion de las velocidades segun los sensores
80
81
           instModuleCounter: entity work.ModuleCounter(A_ModuleCounter)
82
                generic map(NBits => 20, Max => CTRL_PERIOD)
               port map( piMCClk => piDCMDClk, piMCEna => '1', piMCRst => piDCMDRst, poMCO => clk10ms);
83
84
85
86
87
           PROCESS_CMD: process(piDCMDClk, piDCMDCmdRdy, clk10ms)
88
           begin
               r_CmdRdy <= piDCMDCmdRdy;
89
90
               r_Cmd <= piDCMDCmd;
91
               r_Data <= piDCMDData;
               if rising\_edge(piDCMDClk) then
92
                   poDCMDSetMD <= '0';</pre>
93
                    poDCMDSetMI <= '0';</pre>
94
                    stop <= '0';
95
                    if r_CmdRdy = '1' then
                                                                 COMANDOS A EJECUTAR
96
                        if r_Cmd = CMD_STOP then
97
98
                             auto <= '0';</pre>
                             poDCMDSetMD <= '1';</pre>
99
                             poDCMDSetMI <= '1';</pre>
100
101
                             stop <= '1';
                        elsif r_Cmd = CMD_VEL_MOTOR_DER then
102
                             auto <= '0';
103
104
                             poDCMDSetMD <= '1';</pre>
                        elsif r_Cmd = CMD_VEL_MOTOR_IZQ then
105
106
                             auto <= '0';
                             poDCMDSetMI <= '1';</pre>
107
                         elsif r_Cmd = CMD_VEL_MEDIA then
108
109
                             -- Activo mod Automatico, asigno potencia media y calculo velocidad baja y alta
                             auto <= '1';
110
                             avg_power <= UNSIGNED(power);</pre>
111
                             if UNSIGNED(power) < 80 then
112
                                 fpower <= UNSIGNED(power) + TO_UNSIGNED(20, 8);</pre>
113
114
115
                                 fpower <= TO_UNSIGNED(100, 8);</pre>
                             end if:
116
117
                             if UNSIGNED(power) > 20 then
                                 lpower <= UNSIGNED(power) - TO_UNSIGNED(20, 8);</pre>
118
119
                             else
                                 lpower <= TO_UNSIGNED(0, 8);</pre>
120
121
                             end if;
122
                        elsif (r_Cmd = CMD_SIM_SENSOR) and (mode = PC_CONTROL_MODE) then
123
                            sensors <= r_Data(11 downto 8);</pre>
                        elsif r_Cmd = CMD_MODE then
124
125
                             mode <= r_Data(8);</pre>
                        elsif r_Cmd = CMD_DIR then
126
                             dirMD <= r_Data(9);</pre>
127
                             dirMI <= r_Data(8);</pre>
129
                        end if;
130
                    else
                        if mode = SENSORS_CONTROL_MODE then
131
                             sensors <= piDCMDSensors;</pre>
132
133
                        end if:
                    end if:
134
135
               end if;
136
               if auto = '1' then --- Actualización en modo automatico
137
138
                   if rising_edge(clk10ms) then
                        if sensors = "1100" then
139
                             poDCMDSetMD <= '1';</pre>
140
                             poDCMDSetMI <= '1';</pre>
141
142
                             poDCMDPowerSelMD <= STD_LOGIC_VECTOR(fpower(6 downto 0));</pre>
                             poDCMDPowerSelMI <= STD_LOGIC_VECTOR(lpower(6 downto 0));</pre>
143
144
                         elsif sensors = "0011" then
                             poDCMDSetMD <= '1';</pre>
145
                             poDCMDSetMI <= '1';</pre>
146
                             poDCMDPowerSelMD <= STD_LOGIC_VECTOR(lpower(6 downto 0));</pre>
147
                             poDCMDPowerSelMI <= STD_LOGIC_VECTOR(fpower(6 downto 0));</pre>
148
                         elsif sensors = "1000" then
149
                             poDCMDSetMD <= '1';</pre>
150
                             poDCMDSetMI <= '1';</pre>
151
                             poDCMDPowerSelMD <= STD_LOGIC_VECTOR(TO_UNSIGNED(100, 7));</pre>
152
                             poDCMDPowerSelMI <= STD_LOGIC_VECTOR(TO_UNSIGNED(0, 7));</pre>
153
154
                         elsif sensors = "0001" then
                             poDCMDSetMD <= '1';</pre>
155
```

```
156
                            poDCMDSetMI <= '1';</pre>
                            poDCMDPowerSelMD <= STD_LOGIC_VECTOR(TO_UNSIGNED(0, 7));</pre>
157
                            poDCMDPowerSelMI <= STD_LOGIC_VECTOR(TO_UNSIGNED(100, 7));</pre>
158
159
                            poDCMDSetMD <= '1';</pre>
160
                            poDCMDSetMI <= '1';</pre>
161
                            poDCMDPowerSelMD <= STD_LOGIC_VECTOR(avg_power(6 downto 0));</pre>
162
                            poDCMDPowerSelMI <= STD_LOGIC_VECTOR(avg_power(6 downto 0));</pre>
163
164
                        end if;
                   end if:
165
166
               else
                   poDCMDPowerSelMD <= STD_LOGIC_VECTOR(power(6 downto 0));</pre>
167
                   poDCMDPowerSelMI <= STD_LOGIC_VECTOR(power(6 downto 0));</pre>
168
169
               end if;
170
          end process PROCESS_CMD;
171
172
173
174
          -- Calculo potencia, sea que los datos sean de potencia o no. Despues se ve si se los usa
175
          power <= STD\_LOGIC\_VECTOR(TO\_UNSIGNED(0, 8)) when stop = '1' else
176
177
                    STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)) when UNSIGNED(piDCMDData(11 downto 8)) = 0 else
178
                    STD_LOGIC_VECTOR(TO_UNSIGNED(100, 8)) when (UNSIGNED(piDCMDData(11 downto 8)) = 9) and
                    → (UNSIGNED(piDCMDData(3 downto 0)) /= 0) else
                    STD_LOGIC_VECTOR(UNSIGNED(piDCMDData(11 downto 8)) * 10) when UNSIGNED(piDCMDData(3 downto 0)) < 5 else
179
                    STD_LOGIC_VECTOR(UNSIGNED(piDCMDData(11 downto 8)) * 10 + 5);
180
181
182
           -- Direccion, seleccionable con comando CMD_DIR, bits de datos 8 y 8
          poDCMDDirSelMD <= '1' when dirMD = '1' else '0';</pre>
183
          poDCMDDirSelMI <= '1' when dirMI = '1' else '0';</pre>
184
185
          poDCMDMode <= mode;</pre>
186
187
      end A_DecodeCmd;
188
```

7.5. Archivo HBridgeCtrl.vhd

```
1
2
     -- Company:
3
     -- Engineer:
4
     -- Create Date: 10/22/2024 12:58:28 PM
5
     -- Design Name:
6
     -- Module Name: HBridgeCtrl - Behavioral
7
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
23
     use IEEE.STD_LOGIC_1164.ALL;
24
     -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
30
31
     --library UNISIM;
     --use UNISIM. VComponents.all;
32
33
34
     entity HBridgeCtrl is
         Generic( POWER_SEL_WIDTH: NATURAL:=7;
                                                    -- Ancho en bits del selector de PWM
35
                   PWM_DIV: NATURAL:=100;
                                                     -- Resolucion del PWM
36
37
                   PWM_PERIOD: NATURAL:=10000);
                                                    -- Cantidad de pulsos de clock para cada unidad de PWM_DIV - Clock 100MHz,

    → DIV 100 -> T=10000

38
         Port(piHBCClk : in STD_LOGIC;
39
              piHBCRst : in STD_LOGIC;
               piHBCEna : in STD_LOGIC;
40
41
              piHBCSet : in STD_LOGIC;
42
               piHBCDirSel : in STD_LOGIC;
               piHBCPowerSel: in STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
43
              poHBCDir : out STD_LOGIC_VECTOR(1 downto 0);
               poHBCPower : out STD_LOGIC;
45
               poHBCDirSel : out STD_LOGIC;
                                                                                           -- Señal de salida conectada al valor
46
               \hookrightarrow del latch
               poHBCPowerSel: out STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0)
                                                                                           -- Señal de salida conectada al valor
47
                   del latch
48
     end HBridgeCtrl;
49
     architecture A_HBridgeCtrl of HBridgeCtrl is
51
     signal powerSel: STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
52
53
     signal pwmClk, dirSel: STD_LOGIC;
     begin
54
55
56
     instModuleCounter: entity work.ModuleCounter(A_ModuleCounter)
         generic map(NBits => 20, Max => PWM_PERIOD)
57
         port map(piMCClk => piHBCClk, piMCEna => piHBCEna, piMCRst => piHBCRst, poMCO => pwmClk);
58
59
60
     instPwmGen: entity work.PwmGen(A_PwmGen)
61
         generic map(PWM_WIDTH => 7, ARR => PWM_DIV)
         port map(piPwmClk => pwmClk, piPwmEna => piHBCEna, piPwmRst => piHBCRst, piPwmPower => powerSel, poPwmPower =>
62

→ poHBCPower);

63
64
         P_SetPowerDir: process(piHBCClk, piHBCRst)
65
66
              if piHBCRst = '1' then
67
                  powerSel <= std_logic_vector(to_unsigned(0, POWER_SEL_WIDTH));</pre>
68
              elsif rising_edge(piHBCClk) then
69
70
                 if piHBCSet = '1' then
                     powerSel <= piHBCPowerSel;</pre>
71
                     dirSel <= piHBCDirSel;</pre>
72
```

7.6. Archivo HexToSevSeg.vhd

```
library ieee;
2
     use ieee.std_logic_1164.all;
3
     use ieee.numeric_std.all;
4
5
     entity HexToSevSeg is
6
        port (
             piHTSSSEna: in std_logic;
7
8
             piHTSSSData: in std_logic_vector(3 downto 0);
9
             poHTSSSOutput: out std_logic_vector(6 downto 0)
10
         );
11
     end entity HexToSevSeg;
12
                  ABCDEFG
     -- 0: 0000 : 1 1 1 1 1 0
13
14
     -- 1: 0001 : 0 1 1 0 0 0 0
     -- 2: 0010 : 1 1 0 1 1 0 1
15
     -- 3: 0011 : 1 1 1 1 0 0 1
16
     -- 4: 0100 : 0 1 1 0 0 1 1
     -- 5: 0101 : 1 0 1 1 0 1 1
18
     -- 6: 0110 : 1 0 1 1 1 1 1
19
20
     -- 7: 0111 : 1 1 1 0 0 0 0
     -- 8: 1000 : 1 1 1 1 1 1 1
21
     -- 9: 1001 : 1 1 1 1 0 1 1
22
     -- A: 1010 : 1 1 1 0 1 1 1
23
     -- B: 1011 : 0 0 1 1 1 1 1
24
     -- C: 1100 : 1 0 0 1 1 1 0
     -- D: 1101 : O 1 1 1 1 0 1
26
27
     -- E: 1110 : 1 0 0 1 1 1 1
     -- F: 1111 : 1 0 0 0 1 1 1
28
29
30
     architecture A_HexToSevSeg of HexToSevSeg is
        signal data: STD_LOGIC_VECTOR(4 downto 0);
31
32
     begin
         data <= piHTSSSEna&piHTSSSData;</pre>
33
         with data select
34
          poHTSSSOutput <= "1111110" when "10000",
35
                            "0110000" when "10001",
36
                            "1101101" when "10010",
37
                            "1111001" when "10011",
38
                            "0110011" when "10100",
39
                            "1011011" when "10101",
40
                            "1011111" when "10110",
41
                            "1110000" when "10111",
42
                            "1111111" when "11000",
43
44
                            "1111011" when "11001",
                            "1110111" when "11010",
45
                            "0011111" when "11011",
46
                            "1001110" when "11100",
"0111101" when "11101",
47
48
                            "1001111" when "11110",
                            "1000111" when "11111",
50
                            "0000000" when others;
51
     end architecture A_HexToSevSeg;
```

7.7. Archivo IMain.vhd

```
1
2
3
     -- Engineer:
4
     -- Create Date: 11/01/2024 04:37:44 PM
5
     -- Design Name:
6
7
     -- Module Name: IMain - Behavioral
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
     -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
30
31
     --library UNISIM;
     --use UNISIM. VComponents.all;
32
33
34
     entity IMain is
         Port ( piIMClk : in STD_LOGIC;
                                                                                                                Port E3
35
                 piIMRst : in STD_LOGIC;
36
                                                                                                                     SW1
37
                 piIMEna : in STD_LOGIC;
                                                                                                                      SWO
                 piIMRx : in STD_LOGIC;
                                                                                                                Port A9
38
39
                 poIMTx : out STD_LOGIC;
                                                                                                                Port D10
                                                                                                                      I038 - T18
40
                 poIMRxTest : out STD_LOGIC;
                  poIMTxTest : out STD_LOGIC;
                                                                                                                      1037 - U17
41
                 piIMSensors : in STD_LOGIC_VECTOR(3 downto 0); -- Sensores fisicos
42
                                                                                                                      BTNO - BTN3
43
                  poIMSevSeg : out STD_LOGIC_VECTOR(6 downto 0); -- Al display de 7 segmentos
                                                                                                                      1032 - 1027
                                                                    -- Al punto del display de 7 segmentos -
                  poIMDot : out STD_LOGIC;
44
                                                                                                                      T026
                 poIMPowerMD : out STD_LOGIC;
                                                                    -- Al pin Enable del L293D motor derecho -
45
                                                                                                                      I041
                 poIMDirMD : out STD_LOGIC_VECTOR(1 downto 0);
                                                                    -- A los pin dir del L293D -
                                                                                                                      LED4 y LED5
46
                  poIMPowerMI : out STD_LOGIC;
                                                                    -- Al pin Enable del L293D motor izquierdo -
47
                                                                                                                      I040
                 poIMDirMI : out STD_LOGIC_VECTOR(1 downto 0);
                                                                   -- A los pin dir del L293D -
                                                                                                                      LED6 y LED7
48
                                                                    -- Led de estado - BLink de 200ms en CMD In
49
                  poIMStat : out STD_LOGIC
                                                                                                                     LEDO R (G6)
50
     end IMain;
51
52
     architecture A_IMain of IMain is
53
54
     -- GLOBAL
55
56
     signal clk, rst, ena : STD_LOGIC;
57
58
     -- UaRX
     signal rx, rxc : STD_LOGIC;
59
     signal rxdata : STD_LOGIC_VECTOR(7 downto 0);
60
62
      -- CommProtRx
     signal cmdc : STD_LOGIC;
63
64
     signal cmd : STD_LOGIC_VECTOR(7 downto 0);
     signal data : STD_LOGIC_VECTOR(15 downto 0);
65
66
     -- UaTx
67
     signal tx, txc, txrdy : STD_LOGIC;
68
69
     -- DecodeCmd
70
     signal setMD, setMI, dirMD, dirMI, mode : STD_LOGIC;
71
     signal powerMD, powerMI : STD_LOGIC_VECTOR(6 downto 0);
72
73
74
     -- HBridgeCtrl
     signal latchPoMD, latchPoMI : STD_LOGIC_VECTOR(6 downto 0);
75
     signal latchDirMD, latchDirMI : STD_LOGIC;
76
77
```

```
-- ToDisplay
      signal dispData : STD_LOGIC_VECTOR(3 downto 0);
79
80
81
      -- Led status
      signal ledstat : STD_LOGIC;
82
83
84
85
          instUaRx: entity work.UaRx(A_UaRx)
86
              generic map(RxDIV => 10416)
87
              port map( piUaRxClk => clk, piUaRxRst => rst, piUaRxEna => ena, piUaRxRx => rx, poUaRxC => rxc, poUaRxData =>
88
89
          instCommProtRx: entity work.CommProtRx(A_CommProtRx)
90
              generic map(HEADER_CHAR => 68, TRAILER_CHAR => 90, TIMEOUT => 10000000)
91
              port map( piCPRxClk => clk, piCPRxRst => rst, piCPRxEna => ena, piCPRxRdy => rxc, piCPRxRx => rxdata, poCPRxCmd
92
               \hookrightarrow => cmd, poCPRxData => data, poCPRxC => cmdc);
93
94
          instUaTx: entity work.UaTx(A_UaTx)
              generic map(TxDIV => 10416)
95
              port map(piUaTxClk => clk, piUaTxRst => rst, piUaTxEna => ena, poUaTxTx => tx, piUaTxDataRdy => rxc, poUaTxC =>
96
               \hookrightarrow txc, piUaTxData => rxdata ); -- loopback
97
          \verb|instDecodeCmd|: entity work.DecodeCmd(A\_DecodeCmd)|
98
               generic map(POWER_SEL_WIDTH => 7, CTRL_PERIOD => 1000000)
99
              port map(piDCMDClk => clk, piDCMDRst => rst, piDCMDEna => ena, piDCMDCmdRdy => cmdc, piDCMDCmd => cmd, piDCMDData
100
               \hookrightarrow => data, piDCMDSensors => piIMSensors,
101
                        poDCMDSetMD => setMD, poDCMDDirSelMD => dirMD, poDCMDPowerSelMD => powerMD, poDCMDSetMI => setMI,
                         → poDCMDDirSelMI => dirMI, poDCMDPowerSelMI => powerMI, poDCMDMode => mode );
102
103
          instHBridgeCtrlMD: entity work.HBridgeCtrl(A_HBridgeCtrl)
              generic map(POWER_SEL_WIDTH => 7, PWM_DIV => 100, PWM_PERIOD => 10000)
104
              port map( piHBCClk => clk, piHBCRst => rst, piHBCEna => ena, piHBCSet => setMD, piHBCDirSel => dirMD,
105

→ piHBCPowerSel => powerMD,

                         poHBCDir => poIMDirMD, poHBCPower => poIMPowerMD, poHBCDirSel => latchDirMD, poHBCPowerSel =>
106
                          → latchPoMD);
107
          inst HBridgeCtrl MI:\ entity\ work. HBridgeCtrl (A\_HBridgeCtrl)
108
              generic map(POWER_SEL_WIDTH => 7, PWM_DIV => 100, PWM_PERIOD => 10000)
109
              port map( piHBCClk => clk, piHBCRst => rst, piHBCEna => ena, piHBCSet => setMI, piHBCDirSel => dirMI,
110
               \hookrightarrow piHBCPowerSel => powerMI,
                         poHBCDir => poIMDirMI, poHBCPower => poIMPowerMI, poHBCDirSel => latchDirMI, poHBCPowerSel =>
111
                         → latchPoMI);
112
113
          \verb"instToDisplay": entity work.ToDisplay" (A\_ToDisplay")
114
               generic map( POWER_SEL_WIDTH => 7, Max => 50000000)
               port map( piTDClk => clk, piTDRst => rst, piTDEna => ena, piTDPowerMD => latchPoMD, piTDPowerMI => latchPoMI,
115

→ piTDMode => mode, poTDData => dispData, poTDDot => poIMDot);

116
          instHexToSevSeg: entity work.HexToSevSeg(A_HexToSevSeg)
117
118
              port map( piHTSSSEna => ena, piHTSSSData => dispData, poHTSSSOutput => poIMSevSeg );
          instComStatus: entity work.TTrigger(A_TTrigger)
120
121
               generic map( NBits => 24, Max => 10000000)
              port map( piTTClk => clk, piTTEna => ena, piTTRst => cmdc, poTTO => ledstat);
122
123
124
          clk <= piIMClk;</pre>
125
126
          rst <= piIMRst;</pre>
          ena <= piIMEna;
127
          rx <= piIMRx;</pre>
128
129
          poIMTx <= tx;</pre>
130
          poIMStat <= not ledstat;</pre>
131
          -- Test de UART
132
133
          poIMRxTest <= piIMRx;</pre>
          poIMTxTest <= tx;</pre>
134
135
      end A_IMain;
136
137
```

7.8. Archivo ModuleCounter.vhd

```
2
      -- Company:
     -- Engineer:
3
4
     -- Create Date: 10/17/2024 05:32:34 PM
5
6
     -- Design Name:
     -- Module Name: ModuleCounter - Behavioral
7
     -- Project Name:
9
     -- Target Devices:
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
^{24}
25
     use ieee.numeric_std.all;
26
27
     entity ModuleCounter is
        Generic (NBits: natural := 25;
28
                       Max: natural := 25000000);
29
30
         Port ( piMCClk : in STD_LOGIC;
                  piMCEna : in STD_LOGIC;
piMCRst : in STD_LOGIC;
31
32
                  poMCO : out std_logic
33
                      );
34
35
     end ModuleCounter;
36
     architecture A_ModuleCounter of ModuleCounter is
37
38
     signal auxCount: unsigned(NBits-1 downto 0) := to_unsigned(0, NBits);
39
40
41
42
43
         process(piMCClk, piMCEna, piMCRst)
44
         begin
             if piMCRst = '1' then
45
46
                  auxCount <= to_unsigned(0, NBits);</pre>
47
              \verb|elsif rising_edge(piMCClk)| then \\
                               if piMCEna = '1' then
48
                                        auxCount <= auxCount + to_unsigned(1, NBits);</pre>
                                        if auxCount = to_unsigned(Max-1, NBits) then
50
51
                                                auxCount <= to_unsigned(0, NBits);</pre>
52
                               end if;
53
54
              end if;
              end process;
55
56
         poMCO <= '0' when piMCRst = '1' else
57
                   'O' when piMCEna = 'O' else
58
59
                   '1' when auxCount = to_unsigned(Max-1, NBits) else '0';
60
61
     end A_ModuleCounter;
```

7.9. Archivo PwmGen.vhd

```
2
     -- Company:
     -- Engineer:
3
4
     -- Create Date: 10/22/2024 01:21:18 PM
5
6
     -- Design Name:
     -- Module Name: PwmGen - Behavioral
7
     -- Project Name:
9
     -- Target Devices:
     -- Tool Versions:
10
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
23
     use IEEE.STD_LOGIC_1164.ALL;
24
25
     -- Uncomment the following library declaration if using
     -- arithmetic functions with Signed or Unsigned values
26
27
     use IEEE.NUMERIC_STD.ALL;
28
     -- Uncomment the following library declaration if instantiating
29
30
     -- any Xilinx leaf cells in this code.
     --library UNISIM;
31
32
     --use UNISIM. VComponents.all;
33
34
35
     entity PwmGen is
      Generic(PWM_WIDTH: NATURAL:=12;
36
                  ARR: NATURAL := 4096
37
38
                  );
        Port(piPwmClk : in STD_LOGIC;
39
40
              piPwmEna : in STD_LOGIC;
               piPwmRst : in STD_LOGIC;
              piPwmPower: in STD_LOGIC_VECTOR(PWM_WIDTH-1 downto 0);
42
43
               poPwmPower : out STD_LOGIC
44
     end PwmGen;
45
46
47
     architecture A_PwmGen of PwmGen is
48
49
     signal powerCount: unsigned(PWM_WIDTH-1 downto 0);
50
51
52
         pwmProcess: process(piPwmClk, piPwmEna, piPwmRst, piPwmPower)
53
54
             if piPwmRst = '1' then
55
                powerCount <= to_unsigned(0, PWM_WIDTH);</pre>
56
             elsif rising_edge(piPwmClk) and piPwmEna = '1' then
57
                 powerCount <= powerCount + to_unsigned(1, PWM_WIDTH);</pre>
58
59
                  if powerCount = to_unsigned(ARR-1, PWM_WIDTH) then
                      powerCount <= to_unsigned(0, PWM_WIDTH);</pre>
60
                  end if;
61
62
             end if;
63
         end process pwmProcess;
64
         poPwmPower <= '0' when (piPwmRst = '1' or piPwmEna = '0') else</pre>
                     '1' when powerCount < unsigned(piPwmPower) else '0';
66
67
68
     end A_PwmGen;
69
```

7.10. Archivo ToDisplay.vhd

```
1
2
      -- Company:
3
     -- Engineer:
4
     -- Create Date: 10/22/2024 12:58:28 PM
5
     -- Design Name:
6
7
     -- Module Name: ToDisplay - Behavioral
8
      -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
      -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
      -- Additional Comments:
17
18
19
20
21
     library IEEE;
22
23
     use IEEE.STD_LOGIC_1164.ALL;
24
     -- Uncomment the following library declaration if using
25
26
     -- arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
      --use UNISIM. VComponents.all;
32
33
34
     entity ToDisplay is
         Generic( POWER_SEL_WIDTH: NATURAL:=7;
35
                   Max: NATURAL := 100000000);
                                                     -- Tiemp de ciclo del display
36
37
         Port(piTDClk: in STD_LOGIC;
              piTDRst: in STD_LOGIC;
38
39
               piTDEna: in STD_LOGIC;
               piTDPowerMD : in STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
40
               piTDPowerMI: in STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
41
42
               piTDMode: in STD_LOGIC;
43
               poTDData: out STD_LOGIC_VECTOR (3 downto 0);
               poTDDot: out STD_LOGIC
44
45
     end ToDisplay;
46
47
48
     architecture A_ToDisplay of ToDisplay is
     signal co: STD_LOGIC;
49
50
     signal cv: STD_LOGIC_VECTOR(2 downto 0);
     signal data, dot: UNSIGNED(POWER_SEL_WIDTH-1 downto 0);
51
52
     begin
53
     instCounter: entity work.Counter(A_Counter)
54
         generic map(NBitsMax \Rightarrow 28, NBitsVal \Rightarrow 3, Max \Rightarrow Max, NVal \Rightarrow 6)
55
         port map(piCTRC1k => piTDC1k, piCTREna => piTDEna, piCTRRst => piTDRst, poCTRV => cv, poCTRO => co);
56
57
58
         process(piTDClk)
59
          begin
              if cv = "000" then -- A
60
                  data <= TO_UNSIGNED(10, POWER_SEL_WIDTH);</pre>
62
                  dot <= TO_UNSIGNED(0, POWER_SEL_WIDTH);</pre>
              elsif cv = "001" then
63
                  data <= UNSIGNED(piTDPowerMD) /10;</pre>
64
                  dot <= UNSIGNED(piTDPowerMD) mod 10;</pre>
65
              elsif cv = "010" then -- B
66
                  data <= TO_UNSIGNED(11, POWER_SEL_WIDTH);</pre>
67
                  dot <= TO_UNSIGNED(0, POWER_SEL_WIDTH);</pre>
68
              elsif cv = "011" then
69
                  data <= UNSIGNED(piTDPowerMI) /10;</pre>
70
                  dot <= UNSIGNED(piTDPowerMI) mod 10;</pre>
71
              elsif cv = "100" then -- F
72
                  data <= TO_UNSIGNED(15, POWER_SEL_WIDTH);</pre>
73
74
                  dot <= TO_UNSIGNED(0, POWER_SEL_WIDTH);</pre>
              elsif cv = "101" then
75
                  if piTDMode = '1' then
76
77
                       data <= TO_UNSIGNED(1, POWER_SEL_WIDTH);</pre>
```

```
79
                         data <= TO_UNSIGNED(0, POWER_SEL_WIDTH);</pre>
                    end if;
dot <= TO_UNSIGNED(0, POWER_SEL_WIDTH);</pre>
80
81
               else -- E
82
                    data <= TO_UNSIGNED(14, POWER_SEL_WIDTH);</pre>
83
                    dot <= TO_UNSIGNED(0, POWER_SEL_WIDTH);</pre>
84
               end if;
85
86
         end process;
87
          poTDData <= STD_LOGIC_VECTOR(data(3 downto 0));
poTDdot <= '0' when dot = TO_UNSIGNED(0, POWER_SEL_WIDTH) else '1';</pre>
88
89
90
91
      end A_ToDisplay;
92
```

7.11. Archivo TTrigger.vhd

```
2
      -- Company:
     -- Engineer:
3
4
     -- Create Date: 10/17/2024 05:32:34 PM
5
6
     -- Design Name:
     -- Module Name: TTrigger - Behavioral
7
     -- Project Name:
9
     -- Target Devices:
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
      -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
^{24}
25
     use ieee.numeric_std.all;
26
27
     entity TTrigger is
         Generic (NBits: natural := 25;
28
                       Max: natural := 25000000);
29
30
         Port ( piTTClk : in STD_LOGIC;
                  piTTEna : in STD_LOGIC;
piTTRst : in STD_LOGIC;
31
32
                   poTTO : out std_logic
33
34
                        );
35
     end TTrigger;
36
     architecture A_TTrigger of TTrigger is
37
38
     signal auxCount: unsigned(NBits-1 downto 0) := TO_UNSIGNED(0, NBits);
39
     signal trigger: STD_LOGIC := '0';
40
41
42
43
44
          process(piTTClk, piTTEna, piTTRst, trigger)
45
              if piTTRst = '1' then
46
                  auxCount <= to_unsigned(0, NBits);
trigger <= '0';</pre>
47
48
              \verb|elsif rising_edge(piTTClk)| then \\
50
                                if (piTTEna = '1') and (trigger = '0') then
51
                                         auxCount <= auxCount + to_unsigned(1, NBits);</pre>
                                         if auxCount = to_unsigned(Max-1, NBits) then
52
                                                 trigger <= '1';</pre>
53
54
                                         end if;
                                end if;
55
              end if;
56
57
              end process;
58
59
          poTTO <= trigger;</pre>
60
61
     end A_TTrigger;
```

7.12. Archivo Uart.vhd

```
2
     -- Company:
3
     -- Engineer:
4
     -- Create Date: 11/08/2024 04:03:04 PM
5
6
     -- Design Name:
     -- Module Name: Uart - Behavioral
7
     -- Project Name:
9
     -- Target Devices:
     -- Tool Versions:
10
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
     -- Solo recepcion, rs232, sin paridad, sin flow control, 8 bits
18
19
20
21
22
23
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
^{24}
25
     -- Uncomment the following library declaration if using
26
27
     -- arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
28
29
30
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx leaf cells in this code.
31
     --library UNISIM;
32
     --use UNISIM. VComponents.all;
33
34
35
     entity {\color{red} \textbf{Uart}} is
        Generic ( DIV: NATURAL:= 10417); -- 100Mhz/DIV -> 9600 baud
36
        Port ( piUartClk : in STD_LOGIC; -- Clock de entrada
37
                piUartRst : in STD_LOGIC; -- Reset
38
39
40
                piUartRxEna : in STD_LOGIC; -- RX Enable
                piUartTxEna : in STD_LOGIC; -- TX Enable
41
42
                43
44
                poUartRxData : out STD_LOGIC_VECTOR (8-1 downto 0);
45
46
                piUartTxDataRdy : in STD_LOGIC; -- Transmit ready - Los datos en piUartTxData estan listos para ser
47
                → enviados
                piUartTxData : in STD_LOGIC_VECTOR (8-1 downto 0);
                49
50
                poUartTxC : out STD_LOGIC
                                           -- Transmit Complete - Los datos en piUartTxData fueron enviados
        );
51
52
     end Uart;
53
     architecture A_Uart of Uart is
54
55
56
     begin
57
58
         instUaRx: entity work.UaRx(A_UaRx)
            generic map(RxDIV => DIV)
59
            port map(piUaRxClk => piUartClk, piUaRxRst => piUartRst, piUaRxEna => piUartRxEna, piUaRxRx => piUartRx,
60
            → poUaRxData => poUartRxData, poUaRxC => poUartRxC);
61
        instUaTx: entity work.UaTx(A_UaTx)
62
            generic map(TxDIV => DIV)
            port map(piUaTxClk => piUartClk, piUaTxRst => piUartRst, piUaTxEna => piUartTxEna, poUaTxTx => poUartTx,
64

    piUaTxData => piUartTxData, piUaTxDataRdy => piUartTxDataRdy, poUaTxC => poUartTxC);
     end A_Uart;
66
```

7.13. Archivo UaRx.vhd

```
1
2
     -- Company:
3
     -- Engineer:
4
     -- Create Date: 11/08/2024 04:03:04 PM
5
     -- Design Name:
6
7
     -- Module Name: UaRx - Behavioral
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
     -- Solo recepcion, rs232, \sin paridad, \sin flow control, 8 bits
19
20
21
22
23
     library IEEE;
24
     use IEEE.STD_LOGIC_1164.ALL;
25
26
     -- Uncomment the following library declaration if using
27
     -- arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
28
     -- Uncomment the following library declaration if instantiating
30
31
     -- any Xilinx leaf cells in this code.
     --library UNISIM;
32
     --use UNISIM. VComponents.all;
33
34
35
     entity UaRx is
         36
37
38
39
                 piUaRxEna : in STD_LOGIC; -- RX Enable
                 piUaRxRx : in STD_LOGIC; -- Puerto RX
poUaRxC: out STD_LOGIC; -- Receive complete - Hay datos para leer en el buffer poUaRxData
40
41
42
                  poUaRxData : out STD_LOGIC_VECTOR (8-1 downto 0)
43
     end UaRx:
44
45
     architecture A_UaRx of UaRx is
46
47
     Type TStates is (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10);
48
     signal state, next_state: TStates;
49
50
     signal brgrst: STD_LOGIC := '1';
     signal brgclk: STD_LOGIC;
51
     signal synlatch, latch: STD_LOGIC_VECTOR(8-1 downto 0);
52
53
54
55
     begin
56
        instUaRxBRG: entity work.BaudRateGen(A_BaudRateGen)
57
58
           generic map( NBits => 14, Max => RxDIV, First => RxDIV/2)
           port map(piBRGClk => piUaRxClk, piBRGEna => '1', piBRGRst => brgrst, poBRGO => brgclk);
59
60
         SYNC_PROC : process (piUaRxClk, piUaRxRst)
61
62
         begin
             if rising_edge(piUaRxClk) then
63
64
                 if piUaRxRst = '1' then
                     state <= S0;
65
66
                     state <= next_state;</pre>
67
                      synlatch <= latch;</pre>
68
69
                  end if;
             end if;
70
         end process SYNC_PROC;
71
72
73
74
         NEXT_STATE_DECODE : process (state, brgclk, piUaRxRx, piUaRxEna)
75
         begin
             next_state <= state;</pre>
76
             poUaRxC <= '0';</pre>
```

```
brgrst <= '0';</pre>
                latch <= synlatch;</pre>
 79
 80
                case (state) is
                     when SO => -- Espera bit start
 81
                       if (piUaRxRx = '0') and (piUaRxEna = '1') then
brgrst <= '1';</pre>
 82
 83
 84
                              next_state <= S1;</pre>
                         end if;
 85
 86
                     when S1 =>
                                   -- Chequeo que es bit start tras medio periodo
                        if brgclk = '1' then
 87
                           if piUaRxRx = '0' then
 88
                               next_state <= S2;</pre>
 89
 90
                            else
 91
                              next_state <= S0;</pre>
 92
                           end if;
                        end if;
 93
 94
                    when S2 => -- recepcion de datos - bit 0
                         if brgclk = '1' then
 95
                              latch(0) <= piUaRxRx;</pre>
 96
                              next_state <= S3;</pre>
 97
                         end if;
 98
 99
                     when S3 \Rightarrow -- recepcion de datos - bit 1
100
                         if brgclk = '1' then
                             latch(1) <= piUaRxRx;</pre>
101
102
                              next_state <= S4;</pre>
103
                         end if:
                     when S4 => -- recepcion de datos - bit 2
104
105
                         if brgclk = '1' then
                             latch(2) <= piUaRxRx;</pre>
106
107
                              next_state <= S5;</pre>
108
                         end if;
                     when S5 => -- recepcion de datos - bit 3
109
110
                         if brgclk = '1' then
                             latch(3) <= piUaRxRx;</pre>
111
                              next_state <= S6;</pre>
112
                         end if;
                    when S6 => -- recepcion de datos - bit 4
114
                         if brgclk = '1' then
115
                             latch(4) <= piUaRxRx;</pre>
116
                              next_state <= S7;</pre>
117
118
                         end if;
                     when S7 => -- recepcion de datos - bit 5
119
                         if brgclk = '1' then
120
                              latch(5) <= piUaRxRx;</pre>
121
                             next_state <= S8;</pre>
122
123
                         else
124
                             next_state <= S7;</pre>
                         end if;
125
126
                    when S8 \Rightarrow -- recepcion de datos - bit 6
                         if brgclk = '1' then
127
                             latch(6) <= piUaRxRx;
128
129
                              next_state <= S9;</pre>
130
                         end if;
131
                    when S9 => -- recepcion de datos - bit 7
                         if brgclk = '1' then
132
                             latch(7) <= piUaRxRx;</pre>
133
                              next_state <= S10;</pre>
134
135
                         end if;
                    when S10 => -- recepcion del bit de stop if (brgclk = '1') then
136
137
                              next_state <= S0;</pre>
138
                              if (piUaRxRx = '1') then
139
                                  poUaRxC <= '1';</pre>
140
                              end if;
141
142
                        end if;
143
                    when others =>
                       next_state <= S0;</pre>
144
145
                end case;
146
           end process NEXT_STATE_DECODE;
147
           poUaRxData <= synlatch;</pre>
148
149
       end A_UaRx;
150
```

7.14. Archivo UaTx.vhd

```
1
2
      -- Company:
3
      -- Engineer:
4
     -- Create Date: 11/08/2024 04:03:04 PM
5
     -- Design Name:
6
     -- Module Name: UaTx - Behavioral
7
8
      -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
      -- Description:
12
      -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
      -- Additional Comments:
17
18
     -- Solo recepcion, rs232, \sin paridad, \sin flow control, 8 bits
19
20
21
22
23
     library IEEE;
24
     use IEEE.STD_LOGIC_1164.ALL;
25
26
      -- Uncomment the following library declaration if using
27
     -- arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
28
      -- Uncomment the following library declaration if instantiating
30
31
     -- any Xilinx leaf cells in this code.
     --library UNISIM;
32
      --use UNISIM.VComponents.all;
33
34
35
     entity UaTx is
         Generic ( TxDIV: NATURAL:= 10417); -- 100Mhz/DIV -> 9600 baud
Port ( piUaTxClk : in STD_LOGIC; -- Clock de entrada
36
37
                  piUaTxRst : in STD_LOGIC; -- Reset
38
39
                   piUaTxEna : in STD_LOGIC; -- TX Enable
40
                   poUaTxTx : out STD_LOGIC;
41
                                                  -- Puerto TX
                   piUaTxDataRdy : in STD_LOGIC;  -- Transmit ready - Los datos en piUaTxData estan listos para ser enviados
42
                   poUaTxC : out STD_LOGIC; -- Transmit Complete - Los datos en piUaTxData fueron enviados
43
                   piUaTxData : in STD_LOGIC_VECTOR (8-1 downto 0)
44
45
     end UaTx;
46
47
48
     architecture A\_UaTx of UaTx is
49
50
     Type TStates is (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11);
51
     signal state, next_state: TStates;
     signal brgrst: STD_LOGIC; -- reset del Baud rate generator signal brgclk: STD_LOGIC; -- Clock del Baud rate Generator
52
53
     signal txrdy: STD_LOGIC := '0'; -- Solo cuando piUaTxDataRdy en 1 durante el bit stop, activa un nuevo envio
54
     \hookrightarrow \quad inmediatamente \ antes \ de \ terminar
     signal latch: STD_LOGIC_VECTOR(8-1 downto 0);
55
56
57
     begin
58
         instUaTxBRG: entity work.BaudRateGen(A_BaudRateGen)
59
            generic map( NBits => 14, Max => TxDIV, First => TxDIV)
60
            port map(piBRGClk => piUaTxClk, piBRGEna => '1', piBRGRst => brgrst, poBRGO => brgclk);
61
62
63
          SYNC_PROC : process (piUaTxClk)
64
          begin
65
              if rising_edge(piUaTxClk) then
                  if (piUaTxRst = '1') then
66
                       state <= SO;
67
68
                      state <= next_state;</pre>
69
70
                  end if;
71
              end if;
72
          end process;
73
74
          OUTPUT_DECODE : process (state)
75
```

```
brgrst <= '0';</pre>
           poUaTxC <= '0';</pre>
 78
 79
            case (state) is
                when SO =>
 80
                    brgrst <= '1';</pre>
 81
 82
                 when S11 =>
                  poUaTxC <= '1';</pre>
 83
 84
                when others =>
 85
            end case;
           end process OUTPUT_DECODE;
 86
 87
 88
           RX_NEXT_STATE_DECODE : process (state, brgclk, piUaTxEna, piUaTxDataRdy)
 89
 90
 91
                poUaTxTx <= '1';</pre>
                case (state) is
 92
 93
                     when SO \Rightarrow -- En espera
                          if (txrdy = '1' or piUaTxDataRdy = '1') and (piUaTxEna = '1') then
 94
 95
                              next_state <= S1;</pre>
                             next_state <= S0;</pre>
 97
 98
                          end if;
 99
                     when S1 => -- envio de datos - bit start
                         poUaTxTx <= '0';</pre>
100
101
                          latch <= piUaTxData;</pre>
                          txrdy <= '0';
if brgclk = '1' then</pre>
102
103
104
                              next_state <= S2;</pre>
105
                          else
106
                              next_state <= S1;</pre>
107
                          end if;
                     when S2 => -- envio de datos - bit O
108
                          poUaTxTx <= latch(0);</pre>
109
                          if brgclk = '1' then
110
111
                              next_state <= S3;</pre>
                              next_state <= S2;</pre>
113
114
                          end if;
                     when S3 \Rightarrow -- envio de datos - bit 1
115
                          poUaTxTx <= latch(1);</pre>
116
                          if brgclk = '1' then
117
                             next_state <= S4;</pre>
118
119
                          else
120
                              next_state <= S3;</pre>
121
                          end if;
122
                     when S4 \Rightarrow -- envio de datos - bit 2
123
                          poUaTxTx <= latch(2);</pre>
                          if brgclk = '1' then
124
125
                              next_state <= S5;</pre>
126
                          else
127
                             next_state <= S4;</pre>
                          end if;
129
                     when S5 \Rightarrow -- envio de datos - bit 3
                          poUaTxTx <= latch(3);</pre>
130
                          if brgclk = '1' then
131
132
                              next_state <= S6;</pre>
133
                          else
                             next_state <= S5;</pre>
134
135
                          end if;
136
                     when S6 => -- envio de datos - bit 4
                         poUaTxTx <= latch(4);</pre>
137
                          if brgclk = '1' then
138
                              next_state <= S7;</pre>
139
140
                          else
141
                             next_state <= S6;</pre>
142
                         end if;
                     when S7 => -- envio de datos - bit 5
143
144
                         poUaTxTx <= latch(5);</pre>
                          if brgclk = '1' then
145
146
                              next_state <= S8;</pre>
147
148
                             next_state <= S7;</pre>
149
                          end if;
                     when S8 => -- envio de datos - bit 6
150
                          poUaTxTx <= latch(6);</pre>
151
                          if brgclk = '1' then
152
                             next_state <= S9;</pre>
153
154
                          else
                              next_state <= S8;</pre>
155
```

```
end if;
                    when S9 => -- envio de datos - bit 7
157
                        poUaTxTx <= latch(7);</pre>
158
                        if brgclk = '1' then
159
160
                            next_state <= S10;</pre>
161
162
                            next_state <= S9;</pre>
                        end if;
163
164
                    when S10 => -- envio del bit de stop
                       if (brgclk = '1') then
165
                            next_state <= S11;</pre>
166
                       elsif piUaTxDataRdy = '1' then
167
                           txrdy <= '1';
168
169
                            next_state <= S11;</pre>
170
                           next_state <= S10;</pre>
171
172
                       end if;
                    when S11 => -- Se finalizó la transmisión, poUaTxC durante 1 clock de sistema
173
174
                      next_state <= S0;</pre>
                    when others =>
                       next_state <= S0;</pre>
176
177
               end case;
178
           end process;
179
180
      end A_UaTx;
181
```

8. Anexos: Archivos de TESTBENCH

8.1. Archivo BaudRateGen_tb.vhd

```
2
     -- Company:
     -- Engineer:
3
4
     -- Create Date: 10/17/2024 05:36:16 PM
5
     -- Design Name:
6
     -- Module Name: BaudRateGen_tb - Behavioral
8
     -- Project Name:
     -- Target Devices:
9
     -- Tool Versions:
10
     -- Description:
11
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
18
19
     library IEEE;
20
21
     use ieee.std_logic_1164.all;
22
23
     use ieee.numeric_std.all;
24
     entity BaudRateGen_TB is
25
26
     end BaudRateGen_TB;
27
28
29
     architecture A_BaudRateGen_TB of BaudRateGen_TB is
30
31
     component BaudRateGen is
        Generic (NBits: natural;
32
33
                 Max: natural;
                 First: natural);
34
        Port ( piBRGClk : in STD_LOGIC;
35
36
                 piBRGEna : in STD_LOGIC;
                 piBRGRst : in STD_LOGIC;
37
                 poBRGO : out STD_LOGIC
38
39
            );
40
     end component BaudRateGen;
41
42
     signal clk, ena, rst, x: std_logic;
```

```
44
     begin
45
46
        \verb"instBRG: BaudRateGen"
47
         generic map( NBits => 8, Max => 4, First => 2)
48
           port map(piBRGClk => clk, piBRGEna => ena, piBRGRst => rst, poBRGO => x);
49
        pClk: process
50
51
        begin
        clk <= '1';
52
          wait for 10 ns;
53
          clk <= '0';
54
55
          wait for 10 ns;
56
       end process;
57
58
59
       process
60
       begin
        rst <= '1';
61
          ena <= '0';
62
63
         wait for 40 ns;
         rst <= '0';
64
          wait until falling_edge(clk);
65
         ena <= '1';
66
        wait for 500 ns;
wait until falling_edge(clk);
67
68
        rst <= '1';
69
         wait until falling_edge(clk);
70
71
          rst <= '0';
          wait for 500 ns;
72
73
         ena <= '0';
          wait;
74
      end process;
75
76
77
     end A_BaudRateGen_TB;
78
```

8.2. Archivo CommProtRx_tb.vhd

```
1
2
     -- Company:
     -- Engineer:
3
4
     -- Create Date: 11/08/2024 04:04:23 PM
5
     -- Design Name:
6
     -- Module Name: CommProtRx_TB - Behavioral
7
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
     -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
     --use UNISIM. VComponents.all;
32
33
34
     entity CommProtRx_TB is
       - Port ();
35
     end CommProtRx_TB;
36
37
     architecture Behavioral of CommProtRx_TB is
38
39
        component CommProtRx is
         Generic(HEADER_CHAR : NATURAL := 68;
40
                  TRAILER_CHAR : NATURAL := 90;
41
42
                  TIMEOUT: NATURAL := 1000000);
                                                                                -- Timeout en ciclos de reloj, si no se
                  → completó un paquete se resetea la comunicación
         Port ( piCPRxClk : in STD_LOGIC;
                                                                                -- clock
43
                  piCPRxRst : in STD_LOGIC;
                                                                                -- Reset
                  piCPRxEna : in STD_LOGIC;
                                                                                -- Enable
45
                  piCPRxRdy : in STD_LOGIC;
                                                                                -- Caracter de entrada listo
46
                  piCPRxRx : in STD_LOGIC_VECTOR(7 downto 0);
                                                                                -- Byte de entrada
47
                  poCPRxCmd : out STD_LOGIC_VECTOR(7 downto 0);
                                                                                -- Comnado, 1 byte
48
                                                                                -- Dato, 2 byte
49
                  poCPRxData : out STD_LOGIC_VECTOR(15 downto 0);
                  poCPRxC : out STD_LOGIC
                                                                                -- Se recibió un nuevo paquete de comando
50
51
         ):
        end component CommProtRx;
52
53
        signal clk, rst, ena, c, rdy, rdyena: STD_LOGIC;
54
        signal data: STD_LOGIC_VECTOR(15 downto 0);
55
        signal cmd, rx: STD_LOGIC_VECTOR(7 downto 0);
56
57
58
            instCommProtRx: CommProtRx
59
            generic map(HEADER_CHAR => 68,
61
                         TRAILER_CHAR => 90,
                         TIMEOUT => 10)
62
63
            Port map ( piCPRxClk => clk,
                  piCPRxRst => rst,
64
                  piCPRxRdy => rdy,
65
                  piCPRxEna => ena,
66
                  piCPRxRx => rx,
67
68
                  poCPRxCmd => cmd,
                  poCPRxC => c,
69
                  poCPRxData => data);
70
71
        pClk: process
72
73
             begin
                      clk <= '1';
74
                      wait for 5 ns;
75
                      clk <= '0';
```

```
wait for 5 ns;
78
               end process;
79
80
81
         pRdy: process
82
               begin
                       rdy <= rdyena;
83
                       wait for 10 ns;
84
85
                       rdy <= '0';
                       wait for 33 ns;
86
87
              end process;
88
89
          process
90
91
          begin
            rst <= '1';
92
93
             ena <= '0';
             rdyena <= '1';
94
95
             wait for 63 ns;
             rst <= '0';
96
             ena <= '1';
97
98
             wait until falling_edge(rdy);
99
             rx <= STD_LOGIC_VECTOR(to_unsigned(68, 8)); -- Header</pre>
100
101
             wait until falling_edge(rdy);
             rx <= "00001110"; -- CMD
102
103
             wait until falling_edge(rdy);
104
             rx <= "00110011"; -- Data
             wait until falling_edge(rdy);
105
106
             rx <= "01010101"; -- Data
107
             wait until falling_edge(rdy);
             rx <= STD_LOGIC_VECTOR(to_unsigned(90, 8)); -- Trailer</pre>
108
109
             wait until falling_edge(rdy);
110
             wait:
111
              -- Worng header
113
114
             wait until falling_edge(rdy);
             rx <= STD_LOGIC_VECTOR(to_unsigned(37, 8)); -- Header</pre>
115
             wait until falling_edge(rdy);
116
117
             rx <= "00001101";
             wait until falling_edge(rdy);
118
119
             rx <= "00110011"; -- Data
             wait until falling_edge(rdy);
120
             rx <= "01010101"; -- Data
121
122
             wait until falling_edge(rdy);
123
             rx <= STD_LOGIC_VECTOR(to_unsigned(90, 8)); -- Trailer</pre>
124
125
             -- NK
             wait until falling_edge(rdy);
126
             rx <= STD_LOGIC_VECTOR(to_unsigned(68, 8)); -- Header</pre>
127
             wait until falling_edge(rdy);
129
             rx <= "00001111"; -- CMD
130
             wait until falling_edge(rdy);
             rx <= "00000011"; -- Data
131
132
             wait until falling_edge(rdy);
133
             rx <= "01111111"; -- Data
             wait until falling_edge(rdy);
134
             rx <= STD_LOGIC_VECTOR(to_unsigned(90, 8)); -- Trailer</pre>
135
136
137
138
             -- Timeout
             wait until falling_edge(rdy);
139
             rx <= STD_LOGIC_VECTOR(to_unsigned(68, 8)); -- Header</pre>
140
141
             wait until falling_edge(rdy);
142
             rx <= "00011111"; -- CMD
143
             wait until falling_edge(rdy);
144
             rx <= "00000011";
             rdyena <= '0';
145
             wait for 150 ns;
146
             rdyena <= '1';
147
             wait until falling_edge(rdy);
148
149
             rx <= "00000000"; -- Data
             wait until falling_edge(rdy);
150
             rx <= STD_LOGIC_VECTOR(to_unsigned(90, 8)); -- Trailer</pre>
151
152
153
154
              -- OK
             wait until falling_edge(rdy);
155
```

```
rx <= STD_LOGIC_VECTOR(to_unsigned(68, 8)); -- Header</pre>
156
             wait until falling_edge(rdy);
157
             rx <= "00001011"; -- CMD
158
159
            wait until falling_edge(rdy);
            rx <= "00000001"; -- Data
160
161
             wait until falling_edge(rdy);
            rx <= "11111111"; -- Data
162
163
             wait until falling_edge(rdy);
164
             rx <= STD_LOGIC_VECTOR(to_unsigned(90, 8)); -- Trailer</pre>
165
             -- Worng trailer
166
167
            wait until falling_edge(rdy);
            rx <= STD_LOGIC_VECTOR(to_unsigned(68, 8)); -- Header</pre>
168
169
            wait until falling_edge(rdy);
170
            rx <= "00000111"; -- CMD
            wait until falling_edge(rdy);
171
172
            rx <= "00110011"; -- Data
            wait until falling_edge(rdy);
173
             rx <= "01010101"; -- Data
174
175
             wait until falling_edge(rdy);
            rx <= STD_LOGIC_VECTOR(to_unsigned(50, 8)); -- Trailer</pre>
176
177
178
            wait for 33 ns;
179
180
             wait;
181
182
          end process;
183
      end Behavioral;
184
```

8.3. Archivo Counter_tb.vhd

```
1
2
     -- Company:
     -- Engineer:
3
4
5
     -- Create Date: 10/22/2024 05:41:18 PM
     -- Design Name:
6
7
     -- Module Name: Counter_tb - Behavioral
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
      -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
     -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
     --use UNISIM. VComponents.all;
32
33
34
     entity Counter_tb is
       - Port ();
35
     end Counter_tb;
36
37
     architecture Behavioral of Counter_tb is
38
39
     component Counter is
40
         Generic (NBitsMax: natural := 28;
41
42
              NBitsVal: natural := 2;
43
               Max: natural := 100000000;
              NVal: natural := 4);
44
45
         Port ( piCTRClk : in STD_LOGIC;
                piCTREna : in STD_LOGIC;
46
                 piCTRRst : in STD_LOGIC;
47
                 poCTRO : out std_logic;
48
                 poCTRV : out std_logic_vector(NBitsVal-1 downto 0));
49
50
     end component;
51
     signal Clk, Ena, Rst, o : std_logic;
52
53
     signal v: std_logic_vector(2-1 downto 0);
54
55
56
     begin
         instCounter: Counter
57
         generic map( NBitsMax => 3,
58
                       NBitsVal => 2,
59
                       Max => 5,
60
                       NVal => 3)
         port map(piCTRClk => Clk,
62
                  piCTREna => Ena,
63
64
                  piCTRRst => Rst,
                  poCTRO => o,
65
                  poCTRV => v
66
          );
67
68
69
         pClk: process
70
         {\tt begin}
             Clk <= '1';
71
72
              wait for 5 ns;
             Clk <= '0';
73
74
             wait for 5 ns;
         end process;
75
76
         process
```

```
begin
            Rst <= '1';
Ena <= '0';
wait until falling_edge(Clk);
79
80
81
82
        Rst <= '0';
ena <= '1';
wait for 100 ns;
ena <= '0';
wait for 100 ns;
ena <= '1';
wait;
and process:</pre>
83
84
85
86
87
88
89
             end process;
90
91
92
93
        end Behavioral;
94
```

8.4. Archivo DecodeCmd_tb.vhd

```
1
2
     -- Company:
3
     -- Engineer:
4
     -- Create Date: 11/08/2024 04:04:23 PM
5
     -- Design Name:
6
7
     -- Module Name: DecodeCmd_TB - Behavioral
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
     library IEEE;
22
23
     use IEEE.STD_LOGIC_1164.ALL;
24
     -- Uncomment the following library declaration if using
25
26
     -- arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
     --use UNISIM. VComponents.all;
32
33
34
     entity DecodeCmd_TB is
35
       - Port ();
     end DecodeCmd_TB;
36
37
     architecture Behavioral of DecodeCmd_TB is
38
39
        {\tt component} \  \, {\tt DecodeCmd} \  \, {\tt is}
40
         Generic( POWER_SEL_WIDTH: NATURAL:=7;
                                                    -- Ancho en bits del selector de PWM
                   CTRL_PERIOD: NATURAL:=1000000); -- Timepo de actualización de la velocidad
41
42
         Port ( piDCMDClk : in STD_LOGIC;
43
                  piDCMDRst : in STD_LOGIC;
                  piDCMDEna : in STD_LOGIC;
44
                  piDCMDCmdRdy: in STD_LOGIC; -- Recibido nuevo comando
45
                  piDCMDCmd : in STD_LOGIC_VECTOR(7 downto 0);
46
                  piDCMDData : in STD_LOGIC_VECTOR (15 downto 0);
47
                  piDCMDSensors: in STD_LOGIC_VECTOR(3 downto 0);
48
                  poDCMDSetMD : out STD_LOGIC;
49
50
                  poDCMDDirSelMD : out STD_LOGIC;
                  poDCMDPowerSelMD: out STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
51
52
                  poDCMDSetMI : out STD_LOGIC;
                  poDCMDDirSelMI : out STD_LOGIC;
53
                  poDCMDPowerSelMI: out STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
54
                  poDCMDMode: out STD_LOGIC
55
56
         );
        end component DecodeCmd;
57
58
        signal clk, rst, ena, cmdrdy, setMD, setMI, dirMD, dirMI, mode: STD_LOGIC;
59
        signal cmd: STD_LOGIC_VECTOR(7 downto 0);
60
        signal data: STD_LOGIC_VECTOR(15 downto 0);
        signal poMD: STD_LOGIC_VECTOR(6 downto 0);
62
        signal poMI: STD_LOGIC_VECTOR(6 downto 0);
63
64
        signal sensors: STD_LOGIC_VECTOR(3 downto 0);
65
     begin
66
            instDecodeCmd: DecodeCmd
67
             generic map(POWER_SEL_WIDTH => 7, CTRL_PERIOD => 4)
68
69
            Port map ( piDCMDClk => clk,
                                           piDCMDRst => rst,
70
                                           piDCMDEna => ena,
71
72
                                           piDCMDCmdRdy => cmdrdy,
73
                                           piDCMDCmd => cmd.
74
                                           piDCMDData => data,
75
                                           piDCMDSensors=> sensors,
                                           poDCMDSetMD => setMD,
76
77
                                           poDCMDDirSelMD => dirMD;
```

```
poDCMDPowerSelMD => poMD,
                                              poDCMDSetMI => setMI,
79
                                              poDCMDDirSelMI => dirMI,
80
                                              poDCMDPowerSelMI => poMI,
81
                                              poDCMDMode => mode
82
83
                                              );
84
          pClk: process
85
86
               begin
                        clk <= '1';
87
88
                        wait for 5 ns;
                        clk <= '0';
89
                        wait for 5 ns;
90
91
               end process;
92
93
          process
94
          begin
95
              rst <= '1';
96
              ena <= '0';
97
              cmdrdy <= '0';</pre>
98
99
              wait for 33 ns;
100
              rst <= '0';
              ena <= '1';
101
              sensors <= "0110";
102
103
              -- Set motor D manual
104
105
              wait until falling_edge(clk);
              cmdrdy <= '1';
106
              cmd <= "00110001";
107
              data <= "0000010100000101";
108
              wait until falling_edge(clk);
109
110
              cmdrdy <= '0';</pre>
111
              -- Set motor D manual
112
              wait until falling_edge(clk);
              cmdrdy <= '1';</pre>
114
              cmd <= "00110010";
115
              data <= "0000001100000000";
116
117
              wait until falling_edge(clk);
118
              cmdrdy <= '0';</pre>
119
120
              \operatorname{--} Set velocidad media auto
121
              wait until falling_edge(clk);
              cmdrdy <= '1';</pre>
122
              cmd <= "00110011";
123
124
              data <= "0000010100000101";
              wait until falling_edge(clk);
125
126
              cmdrdy <= '0';</pre>
127
              -- Set stop
128
129
              wait until falling_edge(clk);
              cmdrdy <= '1';</pre>
130
              cmd <= "00110000";
131
              data <= "0000000000000000";
132
              wait until falling_edge(clk);
133
134
              cmdrdy <= '0';</pre>
135
              -- Set auto
136
137
              wait until falling_edge(clk);
              cmdrdy <= '1';
138
              cmd <= "00110011";
139
              data <= "0000010100000101";
140
              wait until falling_edge(clk);
141
142
              cmdrdy <= '0';</pre>
143
              -- Sensors
144
145
              sensors <= "1100";
146
              wait for 100 ns;
              sensors <= "1000";
147
              wait for 100 ns;
148
149
              -- Set From PC
150
151
              wait until falling_edge(clk);
              cmdrdy <= '1';</pre>
152
              cmd <= "00110101";
153
              data <= "0000000000000000";</pre>
154
155
              wait until falling_edge(clk);
              cmdrdy <= '0';</pre>
156
```

```
157
158
               -- Set sensors from PC
159
              wait for 100 ns;
              wait until falling_edge(clk);
160
              cmdrdy <= '1';
cmd <= "00110100";
161
162
              data <= "000011000000000";
163
              wait until falling_edge(clk);
164
165
              cmdrdy <= '0';</pre>
166
              -- Set sensors from PC
167
168
              wait for 100 ns;
              wait until falling_edge(clk);
169
              cmdrdy <= '1';
cmd <= "00110100";</pre>
170
171
              data <= "0000001100000000";
172
173
              wait until falling_edge(clk);
              cmdrdy <= '0';</pre>
174
175
              -- Set sensors from PC
              wait for 100 ns;
177
178
              wait until falling_edge(clk);
179
              cmdrdy <= '1';
              cmd <= "00110100";
180
              data <= "0000000100000000";</pre>
181
182
              wait until falling_edge(clk);
              cmdrdy <= '0';</pre>
183
184
              -- Set From Sensors
185
186
              wait until falling_edge(clk);
              cmdrdy <= '1';</pre>
187
              cmd <= "00110101";
188
              data <= "0000000100000000";</pre>
189
190
              wait until falling_edge(clk);
              cmdrdy <= '0';</pre>
191
              -- Set Direccion
193
194
              wait until falling_edge(clk);
              cmdrdy <= '1';</pre>
195
              cmd <= "00110110";
196
              data <= "0000001100000000";</pre>
197
              wait until falling_edge(clk);
198
199
              cmdrdy <= '0';</pre>
200
              wait;
201
202
203
           end process;
204
205
      end Behavioral;
206
```

8.5. Archivo HBridgeCtrl_tb.vhd

```
1
2
      -- Company:
     -- Engineer:
3
4
     -- Create Date: 10/22/2024 05:41:18 PM
5
     -- Design Name:
6
     -- Module Name: HBridgeCtrl_TB - Behavioral
7
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
      -- Description:
12
      -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
      -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
     -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
      --use UNISIM. VComponents.all;
32
33
34
     entity {\tt HBridgeCtrl\_TB} is
35
       - Port ();
     end HBridgeCtrl_TB;
36
37
     architecture Behavioral of HBridgeCtrl_TB is
38
39
40
     component HBridgeCtrl is
         Generic( POWER_SEL_WIDTH: NATURAL:=7;
                                                    -- Ancho en bits del selector de PWM
41
42
                   PWM_DIV: NATURAL:=100;
                                                     -- Resolucion del PWM
43
                   PWM_PERIOD: NATURAL:=10000);
                                                    -- Cantidad de pulsos de clock para cada unidad de PWM_DIV
         Port(piHBCClk : in STD_LOGIC;
44
              piHBCRst : in STD_LOGIC;
45
               piHBCEna : in STD_LOGIC;
piHBCSet : in STD_LOGIC;
46
47
               piHBCDirSel : in STD_LOGIC;
48
               piHBCPowerSel: in STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
49
50
               poHBCDir : out STD_LOGIC_VECTOR(1 downto 0);
               poHBCPower : out STD_LOGIC;
51
52
               poHBCDirSel : out STD_LOGIC;
                                                                                            -- Señal de salida conectada al valor
               \rightarrow del latch
               poHBCPowerSel: out STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0)
                                                                                            -- Señal de salida conectada al valor
53
               \hookrightarrow
                   del latch
               );
54
     end component HBridgeCtrl;
55
56
     signal clk, rst, ena,set, dirsel, power, diro : std_logic;
57
     signal powersel, powerselo: std_logic_vector(7-1 downto 0);
58
     signal dir : std_logic_vector(1 downto 0);
60
61
62
         instHBridgeCtrl: HBridgeCtrl
              Generic map( POWER_SEL_WIDTH => 7,
63
                       PWM_DIV => 10,
64
                       PWM_PERIOD => 2)
65
              Port map ( piHBCClk => clk,
66
                       piHBCRst => rst,
67
                       piHBCEna => ena,
68
                       piHBCSet => set,
69
                       piHBCDirSel => dirsel,
70
                       piHBCPowerSel => powersel,
71
                       poHBCDir => dir,
72
73
                       poHBCPower => power,
                       poHBCDirSel => diro,
74
                       poHBCPowerSel => powerselo
```

```
76
                         );
77
78
               pClk: process
79
               begin
                        clk <= '1';
80
                        wait for 1 ns;
81
                        clk <= '0';
82
                       wait for 1 ns;
83
84
               end process;
85
 86
           process
87
           begin
              rst <= '1';
88
              set <= '0';
 89
              ena <= '0';
90
              wait for 5 ns;
91
              rst <= '0';
92
              ena <= '1';
dirsel <= '1';
93
94
              powersel <= "0000010";</pre>
95
96
               wait until falling_edge(clk);
               set <= '1';
97
98
              wait until falling_edge(clk);
              dirsel <= '0';
powersel <= "0000000";
99
100
               set <= '0';
101
               wait for 400 ns;
102
103
               dirsel <= '0';
104
               powersel <= "0000100";</pre>
105
106
               wait until falling_edge(clk);
               set <= '1';
wait until falling_edge(clk);</pre>
107
108
109
               dirsel <= '0';</pre>
               powersel <= "0000000";</pre>
110
111
               set <= '0';
               wait for 400 ns;
112
113
114
              wait;
          end process;
115
116
117
      end Behavioral;
118
```

8.6. Archivo HexToSevSeg_tb.vhd

```
library ieee;
2
     -- STD_LOGIC and STD_LOGIC_VECTOR types, and relevant functions
3
     use ieee.std_logic_1164.all;
4
5
6
     \operatorname{--} SIGNED and UNSIGNED types, and relevant functions
7
     use ieee.numeric_std.all;
9
     entity HexToSevSeg_TB is
10
     end entity HexToSevSeg_TB;
11
12
     architecture Behavioral of HexToSevSeg_TB is
13
14
      component HexToSevSeg is
       port (
15
             piHTSSSEna: in std_logic;
16
             piHTSSSData: in std_logic_vector(3 downto 0);
17
            poHTSSSOutput: out std_logic_vector(6 downto 0)
18
19
20
          end component HexToSevSeg;
21
          signal D : std_logic_vector(3 downto 0);
22
         signal H : std_logic_vector(6 downto 0);
23
         signal ena : std_logic;
24
25
26
     begin
27
        instHexToSevSeg: HexToSevSeg
            Port map ( piHTSSSEna => ena,
28
                        piHTSSSData => D,
29
30
                        poHTSSSOutput => H
31
                        );
32
33
        process
34
35
         begin
            ena <='1';
36
                     D <= "0001";
37
38
                     wait for 100 ns;
             ena <='0';
39
40
                     wait for 100 ns;
             ena <='1';
                     D <= "1000";
42
43
                     wait for 100 ns;
44
             ena <='0';
                    wait for 100 ns;
45
46
                     D <= "1111";
             ena <='1';
47
48
                     wait for 100 ns;
             ena <='0';
50
                     wait for 100 ns;
51
         wait;
         end process;
52
53
     end architecture Behavioral;
54
55
56
```

8.7. Archivo IMain_tb.vhd

```
1
2
     -- Company:
3
     -- Engineer:
4
     -- Create Date: 11/08/2024 04:04:23 PM
5
     -- Design Name:
6
7
     -- Module Name: IMain_TB - Behavioral
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
     -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
     --use UNISIM. VComponents.all;
32
33
34
     entity IMain_TB is
35
       - Port ();
     end IMain_TB;
36
37
     architecture Behavioral of IMain_TB is
38
39
         component IMain is
          Port ( piIMClk : in STD_LOGIC;
40
                                                                                                                 Port E3
                   piIMRst : in STD_LOGIC;
                                                                                                                       SW1
41
42
                  piIMEna : in STD_LOGIC;
                                                                                                                       SWO
43
                   piIMRx : in STD_LOGIC;
                                                                                                                  Port A9
                                                                                                                 Port D10
                   poIMTx : out STD_LOGIC;
44
                   piIMSensors : in STD_LOGIC_VECTOR(3 downto 0); -- Sensores fisicos
                                                                                                                       BTNO - BTN3
                   poIMSevSeg : out STD_LOGIC_VECTOR(6 downto 0); -- Al display de 7 segmentos
                                                                                                                       1032 - 1027
46
                                                                     -- Al punto del display de 7 segmentos -
                                                                                                                       I026
47
                   poIMDot : out STD_LOGIC;
                   poIMPowerMD : out STD_LOGIC;
                                                                     -- Al pin Enable del L293D motor derecho -
48
                                                                                                                       I041
                   poIMDirMD : out STD_LOGIC_VECTOR(1 downto 0);
                                                                     -- A los pin dir del L293D -
                                                                                                                       LED4 y LED5
49
                                                                     -- Al pin Enable del L293D motor izquierdo -
50
                   poIMPowerMI : out STD_LOGIC;
                                                                                                                       I040
                   poIMDirMI : out STD_LOGIC_VECTOR(1 downto 0);
                                                                     -- A los pin dir del L293D -
                                                                                                                       LED6 y LED7
51
                                                                                                                       LEDO_R (G6)
                                                                     -- Led de estado - BLink de 200ms en CMD In
52
                   poIMStat : out STD_LOGIC
          );
53
         end component IMain;
54
55
56
         signal clk, rst, ena, rx, tx, dot, poMD, poMI, stat: STD_LOGIC;
         signal sensors: STD_LOGIC_VECTOR(3 downto 0);
57
58
         signal sevseg: STD_LOGIC_VECTOR(6 downto 0);
         signal dirMD, dirMI: STD_LOGIC_VECTOR(1 downto 0);
59
60
62
         constant brt: time := 50 ns;
         signal input: STD_LOGIC_VECTOR(8-1 downto 0);
63
64
65
     begin
66
             instIMain: IMain
67
             Port map ( piIMClk => clk,
68
69
                  piIMRst => rst,
                   piIMEna => ena,
70
                   piIMRx => rx,
71
                   poIMTx => tx,
72
                   piIMSensors=> sensors,
73
74
                   poIMSevSeg => sevseg,
                   poIMDot => dot,
75
                   poIMPowerMD => poMD,
76
                   poIMDirMD => dirMD,
```

```
poIMPowerMI => poMI,
                    poIMDirMI => dirMI,
79
80
                    poIMStat => stat
81
82
83
          pClk: process
84
          begin
              clk <= '1';
85
86
              wait for 5 ns;
              clk <= '0';
87
              wait for 5 ns;
88
89
          end process;
90
91
92
          process
             type Tcmd is array (0 to 4) of NATURAL;
93
94
             variable cmd : Tcmd;
95
          begin
             rst <= '1';
96
             ena <= '0';
             wait for 33 ns;
98
99
             ena <= '1';
100
             rst <= '0';
             rx <= '1';
101
102
             -- Velocidad Motor Derecho 55%
103
             cmd(0) := 68;
104
105
             cmd(1) := 01;
             cmd(2) := 05;
106
107
             cmd(3) := 05;
             cmd(4) := 90;
108
109
110
             for n in 0 to 4 loop
111
                 input <= STD_LOGIC_VECTOR(TO_UNSIGNED(cmd(n), 8));</pre>
112
                 wait for brt;
                 rx <= '0';
                 for i in 0 to 7 loop
114
115
                     wait for brt;
                     rx <= input(i);</pre>
116
                  end loop;
117
118
                 wait for brt;
                 rx <= '1';
119
120
              end loop;
121
             -- Velocidad Motor izquierdo 20%
122
123
             cmd(0) := 68;
124
             cmd(1) := 02;
             cmd(2) := 02;
125
126
             cmd(3) := 00;
             cmd(4) := 90;
127
128
129
             for n in 0 to 4 loop
130
                 input <= STD_LOGIC_VECTOR(TO_UNSIGNED(cmd(n), 8));</pre>
131
                  wait for brt;
                 rx <= '0';
132
                 for i in 0 to 7 loop
133
134
                     wait for brt;
                     rx <= input(i);</pre>
135
                  end loop;
136
137
                  wait for brt;
                 rx <= '1';
138
139
              end loop;
140
141
142
              -- Automatico, velocidad media 40%
             wait for 10 us;
143
             sensors <= "0110";
144
             cmd(0) := 68;
145
             cmd(1) := 03;
146
             cmd(2) := 04;
147
             cmd(3) := 00;
148
             cmd(4) := 90;
149
150
151
             for n in 0 to 4 loop
                 input <= STD_LOGIC_VECTOR(TO_UNSIGNED(cmd(n), 8));</pre>
152
153
                  wait for brt;
                 rx <= '0';
154
                 for i in 0 to 7 loop
155
                      wait for brt;
156
```

```
157
                      rx <= input(i);</pre>
                  end loop;
158
159
                  wait for brt;
                 rx <= '1';
160
               end loop;
161
162
163
              -- Cambio en estado de los sensores
164
165
              wait for 10 us;
             sensors <= "1100";
166
167
              -- Cambio en estado de los sensores
168
             wait for 10 us;
169
170
              sensors <= "1000";
171
              -- Control desde PC
172
173
             cmd(0) := 68;
             cmd(1) := 05;
174
              cmd(2) := 00;
175
              cmd(3) := 00;
             cmd(4) := 90;
177
178
179
             for n in 0 to 4 loop
                 input <= STD_LOGIC_VECTOR(TO_UNSIGNED(cmd(n), 8));</pre>
180
181
                  wait for brt;
                 rx <= '0';
182
                 for i in 0 to 7 loop
183
184
                     wait for brt;
                      rx <= input(i);</pre>
185
186
                  end loop;
187
                  wait for brt;
                 rx <= '1';
188
189
               end loop;
190
191
192
              -- Control manual de sensores a "0011"
              cmd(0) := 68;
193
194
              cmd(1) := 04;
              cmd(2) := 03;
195
              cmd(3) := 00;
196
197
              cmd(4) := 90;
198
199
             for n in 0 to 4 loop
200
                  input <= STD_LOGIC_VECTOR(TO_UNSIGNED(cmd(n), 8));</pre>
                 wait for brt;
201
202
                 rx <= '0';
203
                  for i in 0 to 7 loop
204
                    wait for brt;
205
                      rx <= input(i);</pre>
                  end loop;
206
                 wait for brt;
207
208
                 rx <= '1';
209
              end loop;
210
              wait for 10 us;
211
212
              -- Control manual de sensores a "1100"
213
             cmd(0) := 68;
214
              cmd(1) := 04;
215
216
              cmd(2) := 12;
             cmd(3) := 00;
217
218
             cmd(4) := 90;
219
             for n in 0 to 4 loop
220
                 input <= STD_LOGIC_VECTOR(TO_UNSIGNED(cmd(n), 8));</pre>
221
222
                  wait for brt;
                  rx <= '0';
223
224
                  for i in 0 to 7 loop
225
                      wait for brt;
                      rx <= input(i);</pre>
226
227
                  end loop;
                  wait for brt;
228
                  rx <= '1';
229
230
              end loop;
231
232
               -- velocidad media 75%
233
             wait for 10 us;
234
              cmd(0) := 68;
235
```

```
cmd(1) := 03;
236
             cmd(2) := 07;
cmd(3) := 05;
237
238
239
             cmd(4) := 90;
240
241
             for n in 0 to 4 loop
                 input <= STD_LOGIC_VECTOR(TO_UNSIGNED(cmd(n), 8));</pre>
242
                 wait for brt;
243
244
                 rx <= '0';
                 for i in 0 to 7 loop
245
                    wait for brt;
246
247
                     rx <= input(i);</pre>
                end loop;
248
249
                 wait for brt;
250
                 rx <= '1';
              end loop;
251
252
             -- Control manual de sensores a "0110"
253
             wait for 10 us;
254
             cmd(0) := 68;
256
             cmd(1) := 04;
             cmd(2) := 06;
257
258
             cmd(3) := 00;
             cmd(4) := 90;
259
260
             for n in 0 to 4 loop
261
                 input <= STD_LOGIC_VECTOR(TO_UNSIGNED(cmd(n), 8));</pre>
262
263
                  wait for brt;
                 rx <= '0';
264
265
                 for i in 0 to 7 loop
266
                     wait for brt;
                     rx <= input(i);</pre>
267
                 end loop;
268
269
                 wait for brt;
                 rx <= '1';
270
271
              end loop;
272
273
274
275
276
              wait;
277
278
           end process;
279
      end Behavioral;
280
```

8.8. Archivo ModuleCounter_tb.vhd

```
1
2
     -- Company:
     -- Engineer:
3
4
5
     -- Create Date: 10/17/2024 05:36:16 PM
     -- Design Name:
6
7
     -- Module Name: ModuleCounter_tb - Behavioral
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
     library IEEE;
20
22
     use ieee.std_logic_1164.all;
23
     use ieee.numeric_std.all;
24
     entity ModuleCounter_TB is
25
26
     end ModuleCounter_TB;
27
28
29
     architecture A_ModuleCounter_TB of ModuleCounter_TB is
30
31
     component ModuleCounter is
32
        Generic (NBits: natural;
33
                       Max: natural);
         Port ( piMCClk : in STD_LOGIC;
34
                 piMCEna : in STD_LOGIC;
35
                 piMCRst : in STD_LOGIC;
36
37
                 poMCO : out std_logic
                      );
38
     end component ModuleCounter;
39
40
41
     signal clk, ena, rst, x1, x2, x3, x12 : std_logic;
42
43
     begin
44
              instBb1: ModuleCounter
                      generic map( NBits => 3, Max => 1)
46
                      port map(piMCClk => clk, piMCEna => ena, piMCRst => rst, poMCO => x1);
47
48
             instBb2: ModuleCounter
49
                      generic map( NBits => 3, Max => 2)
50
                      port map(piMCClk => clk, piMCEna => ena, piMCRst => rst, poMCO => x2);
51
52
53
             instBb3: ModuleCounter
                      generic map( NBits => 3, Max => 3)
54
                      port map(piMCClk => clk, piMCEna => ena, piMCRst => rst, poMCO => x3);
55
56
             instBb12: ModuleCounter
57
58
                      generic map( NBits => 4, Max => 12)
                      port map(piMCClk => clk, piMCEna => ena, piMCRst => rst, poMCO => x12);
59
60
             pClk: process
62
             begin
                      clk <= '1';
63
64
                      wait for 10 ns;
                      clk <= '0';
65
66
                      wait for 10 ns;
67
             end process;
68
69
70
             process
71
             {\tt begin}
72
                      rst <= '1';
                      ena <= '0';
73
74
                      wait for 40 ns;
                      rst <= '0';
75
                      wait until falling_edge(clk);
76
77
                      ena <= '1';
```

8.9. Archivo PwmGen_tb.vhd

```
1
2
     -- Company:
     -- Engineer:
3
4
5
     -- Create Date: 10/22/2024 05:41:18 PM
     -- Design Name:
6
     -- Module Name: PwmGen_tb - Behavioral
7
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
     -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
     --use UNISIM. VComponents.all;
32
33
34
     entity PwmGen_tb is
       - Port ();
35
     end PwmGen_tb;
36
37
     architecture Behavioral of PwmGen_tb is
38
39
         component PwmGen is
40
         Generic(PWM_WIDTH: NATURAL:=12;
41
42
                  ARR: NATURAL := 4096
43
                  );
         Port(piPwmClk : in STD_LOGIC;
44
              piPwmEna : in STD_LOGIC;
               piPwmRst : in STD_LOGIC;
46
              piPwmPower: in STD_LOGIC_VECTOR(PWM_WIDTH-1 downto 0);
47
              poPwmPower : out STD_LOGIC
48
49
              );
50
         end component;
         signal Clk, Ena, Rst, Power : std_logic;
51
         signal PowerSel: std_logic_vector(7-1 downto 0);
52
53
54
55
         begin
             instPwmGen: PwmGen
56
              generic map( PWM_WIDTH => 7, ARR => 10)
57
58
             port map(piPwmClk => Clk,
                      piPwmEna => Ena,
59
                      piPwmRst => Rst,
60
                      piPwmPower => PowerSel,
                      poPwmPower => Power
62
              );
63
64
              pClk: process
65
66
              begin
                 Clk <= '1';
67
                  wait for 1 ns;
68
69
                  Clk <= '0';
70
                 wait for 1 ns;
              end process;
71
72
73
         process
74
         begin
             Rst <= '1';
75
             Ena <= '0';
76
              wait for 3 ns; --
```

```
Rst <= '0';
ena <= '1';
79
 80
                wait for 4 ns;
81
82
 83
       PowerSel <= "0000001"; wait for 200 ns;
84
 85
86
87
     PowerSel <= "0000010"; wait for 200 ns;
 88
 89
90
91
       PowerSel <= "0000100";
wait for 200 ns;</pre>
92
93
94
95
       PowerSel <= "0001000"; wait for 200 ns;
96
97
98
99
            Rst <= '1';
wait for 3 ns;
Rst <= '0';</pre>
100
101
102
              wait;
103
104
           end process;
105
106
107
       end Behavioral;
108
```

8.10. Archivo ToDisplay_tb.vhd

```
library ieee;
2
      -- STD_LOGIC and STD_LOGIC_VECTOR types, and relevant functions
3
4
     use ieee.std_logic_1164.all;
5
6
      \operatorname{--} SIGNED and UNSIGNED types, and relevant functions
7
     use ieee.numeric_std.all;
8
9
     entity ToDisplay_TB is
10
     end entity ToDisplay_TB;
11
12
     architecture Behavioral of ToDisplay_TB is
13
14
         component ToDisplay is
15
         Generic( POWER_SEL_WIDTH: NATURAL:=7;
                   Max: NATURAL := 100000000);
                                                    -- Ancho en bits del selector de PWM
16
         Port(piTDClk: in STD_LOGIC;
17
              piTDRst: in STD_LOGIC;
18
19
               piTDEna: in STD_LOGIC;
20
              piTDPowerMD: in STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
              piTDPowerMI: in STD_LOGIC_VECTOR (POWER_SEL_WIDTH-1 downto 0);
21
22
               piTDMode: in STD_LOGIC;
              poTDData: out STD_LOGIC_VECTOR (3 downto 0);
23
               poTDDot: out STD_LOGIC
24
25
               );
          end component ToDisplay;
26
27
          signal data : std_logic_vector(3 downto 0);
28
          signal poMD, poMI : std_logic_vector(6 downto 0);
29
30
          signal clk, rst, ena, mode, dot : std_logic;
31
32
     begin
         instToDisplay: ToDisplay
33
             Generic map( POWER_SEL_WIDTH => 7,
34
35
                           Max => 2)
              Port map ( piTDClk => clk,
36
                                        piTDRst => rst,
37
                                        piTDEna => ena,
38
                                        piTDPowerMD => poMD,
39
                                        piTDPowerMI => poMI,
40
                                        piTDMode => mode,
41
                                        poTDData => data,
42
                                        poTDDot => dot
43
44
                         );
45
46
47
              pClk: process
48
              begin
49
                      clk <= '1';
                      wait for 5 ns;
50
                      clk <= '0';
51
                      wait for 5 ns;
52
             end process;
53
54
         process
55
         begin
56
57
             ena <='1';
             rst <= '0';
58
             poMD <= STD_LOGIC_VECTOR(TO_UNSIGNED(40, 7));</pre>
59
             poMI <= STD_LOGIC_VECTOR(TO_UNSIGNED(88, 7));</pre>
60
             mode <= '0';
61
62
             wait for 300 ns;
             poMD <= STD_LOGIC_VECTOR(TO_UNSIGNED(55, 7));</pre>
63
             poMI <= STD_LOGIC_VECTOR(TO_UNSIGNED(0, 7));</pre>
64
             mode <= '1';
             wait for 300 ns;
66
             poMD <= STD_LOGIC_VECTOR(TO_UNSIGNED(90, 7));</pre>
67
             poMI <= STD_LOGIC_VECTOR(TO_UNSIGNED(12, 7));</pre>
             mode <= '0';
69
70
         wait;
71
         end process;
72
73
     end architecture Behavioral;
74
75
76
```

8.11. Archivo TTrigger_tb.vhd

```
1
2
     -- Company:
     -- Engineer:
3
4
5
     -- Create Date: 10/17/2024 05:36:16 PM
     -- Design Name:
6
     -- Module Name: TTrigger_tb - Behavioral
7
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
     library IEEE;
20
22
     use ieee.std_logic_1164.all;
23
     use ieee.numeric_std.all;
24
     entity TTrigger_TB is
25
26
     end TTrigger_TB;
27
28
29
     architecture A_TTrigger_TB of TTrigger_TB is
30
31
     component TTrigger is
32
        Generic (NBits: natural;
33
                      Max: natural);
         Port ( piTTClk : in STD_LOGIC;
34
                 piTTEna : in STD_LOGIC;
35
                  piTTRst : in STD_LOGIC;
36
37
                 poTTO : out std_logic
                      );
38
39
     end component TTrigger;
40
     signal clk, ena, rst, x1, x2, x3, x12 : std_logic;
41
42
43
     begin
44
45
              instBb1: TTrigger
                      generic map( NBits => 3, Max => 1)
46
                      port map(piTTClk => clk, piTTEna => ena, piTTRst => rst, poTTO => x1);
47
48
             instBb2: TTrigger
49
                      generic map( NBits => 3, Max => 2)
50
                      port map(piTTClk => clk, piTTEna => ena, piTTRst => rst, poTTO => x2);
51
52
53
             instBb3: TTrigger
                      generic map( NBits => 3, Max => 3)
54
                      port map(piTTClk => clk, piTTEna => ena, piTTRst => rst, poTTO => x3);
55
56
             instBb12: TTrigger
57
                      generic map( NBits => 4, Max => 12)
58
                      port map(piTTClk => clk, piTTEna => ena, piTTRst => rst, poTTO => x12);
59
60
             pClk: process
62
              begin
                      clk <= '1';
63
64
                      wait for 10 ns;
                      clk <= '0';
65
                      wait for 10 ns;
66
67
             end process;
68
69
70
             process
71
             begin
72
                      rst <= '1';
                      ena <= '0';
73
74
                      wait for 40 ns;
                      rst <= '0';
75
                      wait until falling_edge(clk);
76
77
                      ena <= '1';
```

8.12. Archivo Uart_tb.vhd

```
1
2
     -- Company:
     -- Engineer:
3
4
     -- Create Date: 11/08/2024 04:04:23 PM
5
     -- Design Name:
6
     -- Module Name: Uart_tb - Behavioral
7
8
     -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
     -- Description:
12
     -- Dependencies:
13
14
     -- Revision:
15
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
     -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
27
28
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
     --use UNISIM. VComponents.all;
32
33
34
     entity Uart_tb is
35
       - Port ();
     end Uart_tb;
36
     architecture Behavioral of Uart_tb is
38
39
40
        component Uart is
        Generic ( DIV: NATURAL:= 10417); -- 100Mhz/DIV -> 9600 baud
41
        Port ( piUartClk : in STD_LOGIC; -- Clock de entrada
42
43
                piUartRst : in STD_LOGIC; -- Reset
44
                piUartRxEna : in STD_LOGIC; -- RX Enable
                piUartTxEna : in STD_LOGIC; -- TX Enable
46
47
                48
                poUartRxC: out STD_LOGIC; -- Receive complete - Hay datos para leer en el buffer poUartRxData
49
                poUartRxData : out STD_LOGIC_VECTOR (8-1 downto 0);
50
51
                                                  -- Transmit ready - Los datos en piUartTxData estan listos para ser enviados
                piUartTxDataRdy : in STD_LOGIC;
52
                piUartTxData : in STD_LOGIC_VECTOR (8-1 downto 0);
53
                poUartTx : out STD_LOGIC;
                                             -- Puerto TX
54
                poUartTxC : out STD_LOGIC -- Transmit Complete - Los datos en piUartTxData fueron enviados
55
56
        );
        end component;
57
58
59
        signal clk, rst, rxena, txena, rx, rxc, tx, txc, txrdy: STD_LOGIC;
60
        signal input, data: STD_LOGIC_VECTOR(8-1 downto 0);
62
        constant brt: time := 145 ns;
63
     begin
64
            instUart: Uart
65
            generic map(DIV => 15)
66
            Port map ( piUartClk => clk,
67
                 piUartRst => rst,
68
69
                 piUartRxEna => rxena,
70
                 piUartTxEna => txena,
                 piUartRx => rx,
71
72
                 poUartRxC => rxc,
                 poUartRxData => data,
73
74
                 piUartTxDataRdy =>txrdy,
75
                 piUartTxData => data,
                 poUartTx => tx,
76
                 poUartTxC => txc);
```

```
78
79
80
         pClk: process
              begin
81
                      clk <= '1';
82
83
                       wait for 5 ns;
                      clk <= '0';
84
                      wait for 5 ns;
85
86
              end process;
87
88
89
          process
           variable value : NATURAL;
90
91
          begin
92
           rx <= '1';
            rst <= '0';
93
           rxena <= '1';
94
            txena <= '1';
95
96
           value := 1;
97
            input <= STD_LOGIC_VECTOR(TO_UNSIGNED(value, 8));</pre>
98
99
            for {\bf n} in 0 to 4 loop
100
               wait for brt;
                rx <= '0';
101
                for i in 0 to 7 loop
102
103
                    wait for brt;
104
                    rx <= input(i);</pre>
105
                end loop;
                wait for brt;
106
107
                rx <= '1';
                value := value * 2 + 1;
108
                input <= STD_LOGIC_VECTOR(TO_UNSIGNED(value, 8));</pre>
109
110
             end loop;
111
               rx <= '0';
112
              input <= "10101010";
               for i in 0 to 7 loop
114
115
                   wait for brt;
                   rx <= input(i);
116
              end loop;
117
118
               wait for brt;
              rx <= '1';
119
120
121
               wait for brtl;
              rx <= '0';
122
              input <= "11001100";
      --
123
              for i in 0 to 7 loop
124
              wait for brt;
125
126
      --
                   rx \ll input(i);
              end loop;
127
128
              wait for brt;
      --
129
              rx <= '1';
130
      --
131
              wait for brtl;
      --
             rx <= '0';
132
              input <= "00110011";
133
134
               for i in 0 to 7 loop
              wait for brt;
135
      --
                   rx \ll input(i);
136
137
              end loop;
              wait for brt;
138
139
      --
              rx <= '1';
140
141
              wait for brtl;
      --
142
             rx <= '0';
               input <= "00001111";
143
               for i in 0 to 7 loop
144
               wait for brt;
145
     --
146
                   rx <= input(i);
      --
               end loop;
147
               wait for brt;
148
               rx <= '1';
149
150
151
             wait;
152
153
          end process;
154
155
          txrdy <= rxc;</pre>
156
```

end Behavioral;

8.13. Archivo UaRx_tb.vhd

```
1
2
      -- Company:
      -- Engineer:
3
4
5
     -- Create Date: 11/08/2024 04:04:23 PM
     -- Design Name:
6
     -- Module Name: UaRx_TB - Behavioral
7
8
      -- Project Name:
     -- Target Devices:
9
10
     -- Tool Versions:
11
      -- Description:
12
      -- Dependencies:
13
14
     -- Revision:
15
      -- Revision 0.01 - File Created
16
      -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
      -- Uncomment the following library declaration if using
25
26
     \operatorname{--} arithmetic functions with Signed or Unsigned values
     use IEEE.NUMERIC_STD.ALL;
27
28
      -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
30
     --library UNISIM;
31
      --use UNISIM. VComponents.all;
32
33
34
     entity {\tt UaRx\_TB} is
       - Port ();
35
     end UaRx_TB;
36
37
     architecture Behavioral of UaRx_TB is
38
39
         {\tt component} \ {\tt UaRx} \ {\tt is}
          Generic ( RxDIV: NATURAL:= 10417); -- 100Mhz/DIV -> 9600 baud
40
          Port ( piUaRxClk : in STD_LOGIC; -- Clock de entrada
41
                   {\tt piUaRxRst} \; : \; {\tt in} \; {\tt STD\_LOGIC}; \; {\tt --} \; {\tt Reset}
42
                   piUaRxEna : in STD_LOGIC; -- RX Enable
piUaRxRx : in STD_LOGIC; -- Puerto RX
43
44
                   poUaRxC: out STD_LOGIC; -- Receive complete - Hay datos para leer en el buffer poUaRxData
                   poUaRxData : out STD_LOGIC_VECTOR (8-1 downto 0)
46
         );
47
48
         end component UaRx;
49
50
         signal clk, rst, ena, rx, rxc: STD_LOGIC;
         signal data: STD_LOGIC_VECTOR(8-1 downto 0);
51
         signal test: STD_LOGIC_VECTOR(7 downto 0);
52
53
     begin
54
             instUaRx: UaRx
55
             generic map(RxDIV => 100000000/9600)
56
             Port map ( piUaRxClk => clk,
57
58
                   piUaRxRst => rst,
                   piUaRxEna => ena,
59
                   piUaRxRx => rx,
60
                   poUaRxC => rxc,
62
                   poUaRxData => data);
63
64
         pClk: process
              begin
65
                        clk <= '1';
66
                        wait for 5 ns;
67
                       clk <= '0';
68
69
                       wait for 5 ns;
70
              end process;
71
72
73
          process
74
          begin
             rst <= '1';
75
             ena <= '0';
76
             wait for 200 ns;
```

```
rx <= '1';
rst <= '0';
 79
 80
                 ena <= '1';
 81
               test <= std_logic_vector(TO_UNSIGNED(85, 8));
wait for 345 us;
 82
 83
 84
         rx <= '0';
wait for 104 us;
for i in 0 to 7 loop
    rx <= test(i);
    wait for 104 us;
end loop;
rx <= '1';</pre>
 85
 86
 87
 88
 89
 90
 91
 92
             test <= std_logic_vector(TO_UNSIGNED(195, 8));
wait for 104 us;
rx <= '0';
wait for 104 us;
for i in 0 to 7 loop</pre>
 93
 94
 95
 96
 97
 98
                   rx <= test(i);</pre>
                         wait for 104 us;
 99
               end loop;
rx <= '1';
wait for 300 us;</pre>
100
101
102
103
                  wait;
104
105
               end process;
106
107
         end Behavioral;
108
```

8.14. Archivo UaTx_tb.vhd

```
1
 2
      -- Company:
      -- Engineer:
 3
 4
 5
      -- Create Date: 11/08/2024 04:04:23 PM
      -- Design Name:
 6
 7
      -- Module Name: UaTx_TB - Behavioral
 8
      -- Project Name:
      -- Target Devices:
 9
10
      -- Tool Versions:
11
      -- Description:
12
      -- Dependencies:
13
14
      -- Revision:
15
      -- Revision 0.01 - File Created
16
      -- Additional Comments:
17
18
19
20
21
22
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
23
24
      -- Uncomment the following library declaration if using
25
26
      \operatorname{--} arithmetic functions with Signed or Unsigned values
      --use IEEE.NUMERIC_STD.ALL;
27
28
      -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
30
      --library UNISIM;
31
      --use UNISIM. VComponents.all;
32
33
34
      entity {\tt UaTx\_TB} is
       - Port ();
35
     end UaTx_TB;
36
37
      architecture Behavioral of UaTx_TB is
38
39
         component UaTx is
          Generic ( TxDIV: NATURAL:= 10417); -- 100Mhz/DIV -> 9600 baud
40
          Port ( piUaTxClk : in STD_LOGIC; -- Clock de entrada
41
                   {\tt piUaTxRst} \; : \; {\tt in} \; {\tt STD\_LOGIC}; \; {\tt --} \; {\tt Reset}
42
43
                   piUaTxEna : in STD_LOGIC; -- TX Enable
44
                   poUaTxTx : out STD_LOGIC;
                                                    -- Puerto TX
                   piUaTxDataRdy : in STD_LOGIC; -- Transmit ready - Los datos en piUaTxData estan listos para ser enviados poUaTxC : out STD_LOGIC; -- Transmit Complete - Los datos en piUaTxData fueron enviados
46
47
                   piUaTxData : in STD_LOGIC_VECTOR (8-1 downto 0)
48
49
          ):
50
         end component UaTx;
51
         signal clk, rst, ena, txdrdy, tx, txc: STD_LOGIC;
52
53
         signal data: STD_LOGIC_VECTOR(8-1 downto 0);
54
      begin
55
             instUaTx: UaTx
56
              generic map(txDIV => 4)
57
58
             Port map ( piUaTxClk => clk,
                   piUaTxRst => rst,
59
                   piUaTxEna => ena,
60
                   poUaTxTx => tx,
62
                   poUaTxC => txc,
                   piUaTxDataRdy => txdrdy,
63
64
                   piUaTxData => data);
65
66
         pClk: process
               begin
67
                        clk <= '1';
68
69
                        wait for 1 ns;
70
                        clk <= '0';
                       wait for 1 ns;
71
72
               end process;
73
74
          process
75
          begin
76
             rst <= '1';
```

```
ena <= '0';
                   wait for 13 ns;
79
                   rst <= '0';
ena <= '1';
80
81
82
            wait for 13 ns;
data <= "00110011";
txdrdy <= '1';
wait for 13 ns;
txdrdy <= '0';
wait until rising_edge(txc);
data <= "10101010";
txdrdy <= '1';
wait for 13 ns;</pre>
83
84
85
86
87
88
89
90
                wait for 13 ns;
91
92
                  txdrdy <= '0';
93
94
                   wait;
95
96
               end process;
97
98
       end Behavioral;
```