{"payload":{"header_redesign_enabled":false,"results":[{"id":"277536515","archived":false,"color":"#b2b7f8","followers":13,"has_funding_file":false,"hl_name":"patrickleboutillier/jcscpu-hw","hl_trunc_description":"Hardware implementation, using a Digilent Basys-3 FPGA board, of the computer described in J. Clark Scott's book \"But How Do It Know?\".","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":277536515,"name":"jcscpu-hw","owner_id":3837212,"owner_login":"patrickleboutillier","updated_at":"2020-08-03T20:55:45.718Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","vivado","iverilog"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":59,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apatrickleboutillier%252Fjcscpu-hw%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/patrickleboutillier/jcscpu-hw/star":{"post":"gzVNYlzuDZvnqrVQAQn6Pvr5gBBn3uoi7raVVSfQ4-tNRmbBjbVoe5RyJYUmhCjH6tFiA0OQHaQ0_dlOayt8QQ"},"/patrickleboutillier/jcscpu-hw/unstar":{"post":"CpkQ-J187xc2VABlGsdVp26rf7lm50_B6CaLFIyQHmVBooTbc1FOBGagcAlyEnQ3-CeLdwP7fwHWT3uerJ1bqA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UQZ-hWCc0xoDqlz8tj9xy7CX66Gjrqhw24Eei_21eNuAyOUvB7zRK8_ZKz3LM7a2VL9yyxeNsitM67ks4i-Z9A"}}},"title":"Repository search results"}