


[illegible]

CHIPS:

C1: 74LS 20 (NAND)
C2: 74LS 20 (NAND)
C3: 74LS 04/05 (INV)


ALL CHIPS CONNECTED TO:

PIN #7 : GND
PIN #14 : VCC



INPUT combinations shouldn't be tested.

with gated D latch clock,
all inputs should be available

Part 2: waveform for AluRegister.



Part3:



Pretty visibly shifts