Sunday, March 1, 2020 10:23 PM

Part 1:

2: reset_n is synchronous, active low
set reset_n to 0 when clock has positive edge.

3:

State	In	Out state
A	0	A
A	1	B
B	0	A
B	1	C
C	0	E
C	1	D
D	0	E
D	1	F
E	0	A
E	1	G
F	0	E
F	1	F
G	0	A
G	1	C

```
31      always @(*)
32      begin    // Start of state_table
33          case (y_Q)
34              A: begin
35                      if (!w) Y_D = A;
36                      else Y_D = B;
37                  end
38              B: begin
39                      if(!w) Y_D = A;
40                      else Y_D = C;
41                  end
42              C: begin
43                      if (!w) Y_D = E;
44                      else Y_D = D;
45                  end
46              D: begin
47                      if (!w) Y_D = E;
48                      else Y_D = F;
49                  end
50              E: begin
51                      if (!w) Y_D = A;
52                      else Y_D = G;
53                  end
54              F: begin
55                      if (!w) Y_D = E;
56                      else Y_D = F;
57                  end
58              G: begin
59                      if (!w) Y_D = A;
60                      else Y_D = C;
61                  end
62              default: Y_D = A;
63          endcase
64      end      // End of state_table
```

Part 2:

$cx^2 + bx + a$ $\overbrace{R_a\ R_b\ R_c\ X}$

High level functions	signals (relevant)	register state (post cycle)
$b * x$ • save in R_b	• ld_alu_out 1 • ld_alu_a b • ld_alu_b x • alu_op 1 • ld_b 1	$R_a = a$ $R_b = b \cdot x$ $R_c = c$ $R_x = x$ $R_{alu\,out} = b*x$ data result?
• $R_b + a$ • Save in R_b	• ld_alu_out 1 • ld_alu_a b • ld_alu_b a • alu_op 0 • ld_b 1	$R_a = a$ $R_b = b \cdot x + a$ $R_c = c$ $R_x = x$ $R_{alu\,out} = b*x + a$ data result?
• $X \cdot X$ • Save in R_a	• ld_alu_out 1 • ld_alu_a a • ld_alu_a a • alu_op 1 • ld_a 1	$R_a = x \cdot x$ $R_b = b \cdot x + a$ $R_c = c$ $R_x = x$ $R_{alu} = x \cdot x$ data result?
• $R_a * C$ • Save in R_a	• ld_alu_out 1 • ld_alu_a a • ld_alu_c c • alu_op 1 • ld_a 1	$R_a = x \cdot x \cdot c$ $R_b = b \cdot x + a$ $R_c = c$ $R_x = x$ $R_{alu} = x \cdot x \cdot c$ data result?
• $R_a + R_b$ • Save in data result.	• ld_alu_out 0 • ld_alu_a a • ld_alu_b b • alu_op 0 • ld_r 1	$R_a = x \cdot x \cdot c$ $R_b = b \cdot x + a$ $R_x = x$ $R_c = c$ $R_{alu} = x \cdot x \cdot c + b \cdot x + a$ data_result = $R_a + R_b$

Fsm of provided (task 3)



```
134     begin: state_table
135             case (current_state)
136                 S_LOAD_A: next_state = go ? S_LOAD_A_WAIT : S_LOAD_A; // Loop in current state until value is input
137                 S_LOAD_A_WAIT: next_state = go ? S_LOAD_A_WAIT : S_LOAD_B; // Loop in current state until go signal goes low
138                 S_LOAD_B: next_state = go ? S_LOAD_B_WAIT : S_LOAD_B; // Loop in current state until value is input
139                 S_LOAD_B_WAIT: next_state = go ? S_LOAD_B_WAIT : S_LOAD_C; // Loop in current state until go signal goes low
140                 S_LOAD_C: next_state = go ? S_LOAD_C_WAIT : S_LOAD_C; // Loop in current state until value is input
141                 S_LOAD_C_WAIT: next_state = go ? S_LOAD_C_WAIT : S_LOAD_X; // Loop in current state until go signal goes low
142                 S_LOAD_X: next_state = go ? S_LOAD_X_WAIT : S_LOAD_X; // Loop in current state until value is input
143                 S_LOAD_X_WAIT: next_state = go ? S_LOAD_X_WAIT : S_CYCLE_0; // Loop in current state until go signal goes low
144                 S_CYCLE_0: next_state = S_CYCLE_1;
145                 S_CYCLE_1: next_state = S_CYCLE_2;
146                 S_CYCLE_2: next_state = S_CYCLE_3;
147                 S_CYCLE_3: next_state = S_CYCLE_4;
148                 S_CYCLE_4: next_state = S_LOAD_A; // we will be done our two operations, start over after
149             default:      next_state = S_LOAD_A;
150         endcase,
151     end // state_table
152
153
154     // Output logic aka all of our datapath control signals
155     always @(*)
156     begin: enable_signals
157         // By default make all our signals 0
158         ld_alu_out = 1'b0;
159         ld_a = 1'b0;
160         ld_b = 1'b0;
161         ld_c = 1'b0;
162         ld_x = 1'b0;
163         ld_r = 1'b0;
164         alu_select_a = 2'b00;
165         alu_select_b = 2'b00;
166         alu_op       = 1'b0;
167
168         case (current_state)
169             S_LOAD_A: begin
170                 ld_a = 1'b1;
171                 end
172             S_LOAD_B: begin
173                 ld_b = 1'b1;
174                 end
175             S_LOAD_C: begin
176                 ld_c = 1'b1;
177                 end
178             S_LOAD_X: begin
179                 ld_x = 1'b1;
180                 end
181             S_CYCLE_0: begin // Do B <- B * X
182                 ld_alu_out = 1'b1;
183                 alu_select_a = B_REP;
184                 alu_select_b = X_REP;
185                 alu_op = 1'b1;
186                 ld_b = 1'b1;
187             end
188             S_CYCLE_1: begin // do B <- B*x + a
189                 ld_alu_out = 1'b1;
190                 ld_b = 1'b1;
191                 alu_select_a = B_REP;
192                 alu_select_b = A_REP;
193                 alu_op = 1'b0; // Do Add operation
194             end
195             S_CYCLE_2: begin // do a <- x*x
196                 ld_alu_out = 1'b1;
197                 ld_a = 1'b1;
198                 alu_select_b = X_REP;
199                 alu_select_a = X_REP;
200                 alu_op = 1'b1
201             end
202             S_CYCLE_3: begin // do a <- x*x*a
203                 ld_alu_out = 1'b1;
204                 ld_a = 1'b1;
205                 alu_select_a = A_REP;
206                 alu_select_b = C_REP;
207                 alu_op = 1'b1;
208             end
209             S_CYCLE_4: begin // do the whole thing
210                 ld_r = 1'b1;
211                 alu_select_a = A_REP;
212                 alu_select_b = B_REP;
213             end
214         // default:    // don't need default since we already made sure all of our outputs were assigned a value at the start of the alway
```