

# Getting started with STM32MP13x lines hardware development

#### Introduction

interfaces, and modes.

This application note shows how to use the STM32MP13x microprocessors (MPUs). It describes the minimum hardware resources required to develop an application based on these products.

This document provides an overview of the hardware implementation of the development board. It focuses on the following features: power supply, package selection, clock management, reset control, Boot mode settings and debug management. Reference design schematics are also included in this application note. They include the description of the main components,

Table 1. Applicable products

Туре	Product lines
Microcontrollers	STM32MP131, STM32MP133, STM32MP135



# 1 General information

This document applies to STM32MP13x Arm®-based MPUs.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

Table 2. Reference documents

-	Reference	Title
[1]	AN2867	Oscillator design guide for STM8AF/AL/S, STM32 MCUs, and MPUs
[2]	AN1709	EMC design guide for STM8, STM32, and legacy MCUs
[3]	AN5105	Getting started with touch-sensing control on STM32 microcontrollers
[4]	AN4316	Tuning a touch-sensing application on MCUs
[5]	AN5275	USB DFU/USART protocols used in STM32MP1 Series bootloaders
[6]	AN5168	DDR configuration on STM32MP1 Series MPUs
[7]	AN5587	STM32MP13x lines and STPMIC1 integration on a wall-adapter supply
[8]	AN5592	STM32MP13x lines DDR memory routing guidelines
[9]	AN5585	STM32MP13x lines and STPMIC1 integration on a battery-powered application
[10]	AN5586	STM32MP13x lines discrete power supply hardware integration
[11]	AN4879	USB hardware and PCB guidelines using STM32 MCUs
[12]	UM2993	STM32MP135F-DK discovery board user manual
[13]	RM0475	STM32MP13x advanced Arm-based 32-bit MPUs
[14]	DSXXXX	STM32MP13xA/Dxx datasheet
[15]	DSXXXX	STM32MP13xC/Fxx datasheet
[16]	ES0539	STM32MP131x STM32MP133x STM32MP135x errata sheet

**Table 3. Glossary** 

Acronym	Description
ADC	Analog to digital converter
AHB	Advanced high-performance bus
AXI	Advanced extensible interface (by extension, interconnect matrix based on AXI)
AXIM	AXI matrix (AXI-based interconnect)
AXIMC	AXI matrix configuration control
BKPSRAM	Backup SRAM
BSEC	Boot and security controller (OTP interface)
CEC	Consumer electronics control (part of HDMI standard)
CNT	Generic timer (inside Cortex®-A7)
CRYP	Cryptographic peripheral, supporting DES, triple-DES, and AES
CSI	Low-power internal oscillator
CTI	Cross-trigger interface
DAP	Debug access port
DCMI	Digital camera interface (parallel interface)
DDRCTRL	Double data rate SDRAM controller, supporting LPDDR2, and DDR3/DDR3L protocols

AN5474 - Rev 7 page 2/65



Acronym	Description
DDRPERFM	DDR performance monitor, linked to DDRCTRL
DDRPHYC	DDR physical interface control
DFSDM	Digital filter for sigma-delta modulators
DLYBQS	Delay block for QUASDPI, compensating external signals timings to reach highest data rates
DLYBSD	Delay block for SDMMC, compensating external signals timings to reach highest data rates
DMA	Direct memory access: bus master able to transfer data between peripheral and memory, or between memories, in an autonomous way
DMAMUX	DMA request multiplexer
ETH	Ethernet controller
ETM	Embedded Trace Macrocell™
ETZPC	Enhanced TrustZone® protection controller, used to configure some peripherals and ROM/RAM protection settings
EXTI	Extended interrupt and event controller
FDCAN	Controller area network with flexible data-rate (can also support time-triggered CAN (TT))
FMC	Flexible memory controller
GIC	Generic interrupt controller
GMAC	Gigabit Ethernet media access controller
GPIO	General-purpose input output
GPU	Graphic processing unit
HASH	Cryptographic hash peripheral, supporting secure hash algorithm (SHA)
HDMI	High-definition multimedia interface
HDP	Hardware debug port
HSE	High-speed external quartz oscillator
HSEM	Hardware semaphore, helping multiprocessor resources sharing
HSI	High-speed internal oscillator
I2C	Inter-integrated circuit interface
I2S	Inter-integrated circuit sound
IPCC	Interprocessor communication controller
IWDG	Independent watchdog
JTAG	Joint test action group (debug interface)
LCD	Liquid crystal display
LPTIM	Low-power timer
LSE	Low-speed external quartz oscillator
LSI	Low-speed internal oscillator
LTDC	LDC TFT display controller
MDIOS	Management data input/output slave, used to control Ethernet physical interface
MDMA	Master DMA
MLAHB	Multilayer AHB (AHB-based interconnect)
OTG	USB On-The-Go, standard USB interface, able to become host or device
OTP	One-time program memory
PMB	Process monitor block

AN5474 - Rev 7 page 3/65



Acronym	Description
PMIC	External power-management circuit that provides various platform power supplies, with large controllability through signals and serial interface
PWR	Power control
QUADSPI	Quad-data-lanes serial-peripheral interface
RCC	Reset and clock control
RNG	Random number generator
RMA	Return material analysis product life cycle state
ROM	Read-only memory
RTC	Real-time clock
SAI	Serial-audio interface
SDMMC	Secure digital and MultiMediaCard interface, supporting SD, MMC, e.MMC <sup>™</sup> , and SDIO protocols
SMPS	Switched-mode power supply
SPDIF	Sony/Philips digital interface format
SPI	Serial peripheral interface
SRAM	Static random access memory
STGEN	System timer generator, used for Cortex-A7 timers
STGENC	STGEN control: secure part of STGEN
STGENR	TGEN read: read-only part of STGEN
STM	System trace macrocell
SWD	Serial-wire debug
SWO	Single-wire output (trace port)
SYSCFG	System configuration
SYSRAM	System SRAM
TAMP	Tamper detection peripheral
TEMP	Temperature sensor
TFT	Thin-film transistor: LCD technology process
TIM	Timer
TSGEN	Debug time stamp generator, used to ensure multiple core traces synchronizations
TZC	TrustZone address space controller, used to protect access to external SDRAM
UART	Universal asynchronous receiver/transmitter
USART	Universal synchronous/asynchronous receiver/transmitter
USB	Universal serial bus
USBH	USB host controller
USBPHYC	USB physical interface control
VREFBUF	ADC voltage reference buffer
WWDG	Window watchdog

AN5474 - Rev 7 page 4/65



# 2 Power supplies

VDDSD1 VDDSD2 I/O ports I/O ports SDMMC1 I/Os SDMMC2 I/Os DDR PHY (only those on (only those on USB HS 1V8 1V1  $V_{\text{DDSD1}} \ domain)$  $V_{\text{DDSD2}}$  domain) regulator PHY regulator Vss Vss  $V_{\text{DDCPU}} \\$ Core domain  $V_{\text{DDCORE}}$ MPU domain  $V_{\text{SS}}$ MPU Level shifter System logic, I/O I/O ports Peripherals, RAM RAM logic VDD (VDD\_ANA) [  $V_{\text{DD}}$ HSI, CSI, HSE, LSI, WKUP, VSW domain VDD I/Os I/O ÍWDG I/O ports logic  $V_{\mathsf{BAT}}$  $V_{\mathsf{DD}}$  pll ► PLLs Backup  $V_{BKP}$ regulator VDD domain  $V_{\text{SS\_PLL}}$ Backup RAM LSE, RTC, AWU, I/O BKUP I/O ports Tamper, backup I/Os logic registers, Reset Vss  $V_{DDA_{\Gamma}}$ Vss Analog domain REF\_BUF ADC  $V_{\mathsf{REF}}$ +  $V_{\mathsf{REF}}$ + V<sub>REF-</sub> V<sub>REF</sub>-Vssa

Figure 1. Power supply scheme

AN5474 - Rev 7 page 5/65



#### 2.1 Overview

The main features of the STM32MP13x power supplies are listed below (details and guaranteed operating points in product datasheets):

- The main I/Os voltage supply (V<sub>DD</sub>) range is 1.71 V to 3.6 V.
- The core logic-operating voltage supply ( $V_{DDCORE}$ ) range is 1.21 V to 1.29 V.
- The MPU domain operating-voltage supply (V<sub>DDCPU</sub>) range is:
  - 1.21 V to 1.38 V (OPP 650 MHz)
  - 1.32 V to 1.38 V (OPP 1000 MHz)
- The USB supplies (V<sub>DD3V3</sub> USBHS) range is 3.07 V to 3.6 V.
- Embedded regulators are used to supply some internal blocks:
  - 1.8 V LDO for USB available on VDDA1V8\_REG, that is used to supply USB internally When BYPASS\_REG1V8 = VDD, VDDA1V8\_REG must be supplied externally. In that case, the range is 1.65 V to 1.95 V.
  - 1.1 V LDO for USB available on VDD1V1\_REG for external decoupling
     Note: Embedded regulators must not be used to supply external components.
- The real-time clock (RTC) and backup registers can be powered from the V<sub>BAT</sub> voltage when the main V<sub>DD</sub> supply is powered off. This internal supply with automatic switch between V<sub>BAT</sub> and V<sub>DD</sub>, is named VSW domain. The VSW domain is also used to supply the PI3, PI2, PI1, PI0, PC13, PC14, PC15 pins.

Note:

Because the analog switch can transfer only a limited amount of current (3 mA), the use of GPIO PI3, PI2, PI1, PI0, PC13, PC14, PC15 in output mode is restricted. The frequency has to be limited to 2 MHz, with a maximum load of 30 pF, and these I/Os must not be used as a current source (for instance to drive a LED).

V<sub>BAT</sub> voltage range is 1.20 V to 3.6 V.

When  $V_{DD}$  is above  $V_{BAT}$ , a small charging current can be enabled on VBAT pin for an external backup voltage device (such as a super capacitor).

#### 2.1.1 Independent ADC supply and reference voltage

To improve the conversion accuracy and dynamic range, the ADC and reference have an independent power supply that can be filtered separately. This power supply can be shielded from noise on the PCB.

The analog operating voltage supply (V<sub>DDA</sub>) range is 1.71 V to 3.6 V:

- The ADC/VREFBUF voltage supply input is available on a separate VDDA pin.
- An isolated supply ground connection is provided on the VSSA pin.
   In all cases, the VSSA pin must be externally connected to the same supply ground than VSS.

#### **External VREF**

The user can connect a separate external reference voltage ADC input on the VREF+ pin. The voltage on VREF+ may range from 1.62 V to V<sub>DDA</sub>.

#### **Internal VREF**

The user can enable, in the VREFBUF block, an internal reference voltage on VREF+.

The voltage on VREF+ can be selected between 1.5 V, 1.8 V, 2.048 V, and 2.5 V.

With internal  $V_{REF}$  available on the VREF+ pin, it can be used externally . It can be used for analog comparator reference for example, if the loading is kept within datasheet values.

The VREFBUF requires  $V_{DDA}$  equal to or higher than  $V_{REF+} + 0.3 \text{ V}$ .

Caution: The VREF- pin must be externally tied to VSSA.

AN5474 - Rev 7 page 6/65

Maximum

Reduced

Booster (~ 3.3 V)

 $V_{DDA}$  (< 2.7 V)



< 2.7

#### Booster for ADC analog input switches

The ADC inputs are multiplexed with analog switches that have reduced performances when V<sub>DDA</sub> supply is below 2.7 V. In order to get maximum ADC analog performances, it is alternatively possible to supply analog switches with either:

- V<sub>DD</sub>, if above 2.7 V
- an embedded 3.3 V booster from VDDA.

The control is done in the SYSCFG PMCR register, as shown in the table below.

ADC analog V<sub>DDA</sub> (V) V<sub>DD</sub> (V) SYSCFG\_PMCR.ANASWVDD SYSCFG\_PMCR.EN\_BOOSTER **Switches supply** performances > 27 171 to 36 0 0 V<sub>DDA</sub> (> 2.7 V) V<sub>DD</sub> (> 2.7 V) > 2.7

Table 4. Recommended settings for ANASWVDD and EN\_BOOSTER

< 2.7

1

0

#### Supply decoupling recommendation

Supply V<sub>REF+</sub> with an external low-noise reference is recommended.

If the internal VREFBUF is used to supply V<sub>REF+</sub>, then it is recommended to use the below decoupling capacitances:

- between VREF+ and VREF-/VSSA pins: 1x 100 nF as close as possible and 1x 1 µF a bit further away
- between VDDA and VSSA pins: 1 x100 nF as close as possible and 1 x1 µF a bit further away

When only one capacitance can be used, it is recommended to keep the 1 µF and place it as close as possible to the VREF+ and VDDA pins.

0

1(1)

0(2)

If the V<sub>DDA</sub> power supply is used as reference voltage V<sub>REF+</sub>, then it is recommended to use the below decoupling capacitances:

between VREF+/VDDA and VREF-/VSSA pins: 1x 100 nF as close as possible and 1x 1 µF a bit further

When only one capacitance can be used, it is recommended to keep the 1 µF and place it as close as possible to the VREF+ and VDDA pins.

#### 2.1.2 Independent I/O supply rail

External discrete level shifters are not needed when using SD-Cards in UHS-I mode by using the two sections of the I/Os. The IOs are supplied by independent V<sub>DDSD1</sub> and V<sub>DDSD2</sub> power supplies.

The I/Os supplied by independent V<sub>DDSD1</sub> and V<sub>DDSD2</sub> power supplies have some SDMMC signals. These signals are identified on the corresponding product's datasheet with the "VSD1" or "VSD2" suffix. VSD1 can be found on PC8, PC9, PC10, PC11, PC12, and PD2. VSD2 can be found on PB3, PB4, PB14, PB15, PE3, and PG6.

If no SD-Card is used on those I/Os, or if external level shifters are used, then V<sub>DDSD1</sub> and V<sub>DDSD2</sub> supplies can be connected to the V<sub>DD</sub> power supply. Refer to Section 8.8: SD-Card without external level-shifters for more details.

The V<sub>DDSD1</sub> or V<sub>DDSD2</sub> power supply can be connected to V<sub>SS</sub> if the two conditions below are met:

- no I/O is used on V<sub>DDSD1</sub> or V<sub>DDSD2</sub> I/Os section
- no other GPIO is > 3.6 V

Typically when a 5 V tolerant I/O has its input at 5 V, VDDSDx cannot be disabled or cannot be below 1.4 V (5 V -3.6 V).

AN5474 - Rev 7 page 7/65

<sup>1.</sup> Booster voltage can take up to 50 ms to stabilize.

<sup>2.</sup> If reduced ADC analog performance is acceptable, the booster disabled can save up to 250 mA.



It is possible during run time to power down  $V_{DDSD1}$  or  $V_{DDSD2}$  independently of the  $V_{DD}$  power level. In order to be able to do this, no other GPIO should be > 3.6. For example, a power cycle on SDMMC setting  $V_{DDSD1}$  to 0 is possible if

- V<sub>DDSD1</sub> I/Os are used to connect on board SDMMC memory
- and if V<sub>DDSD1</sub> is powered with on board SDMMC memory power-supply.

#### 2.1.3 HSLV mode and compensation cells for GPIOs

HSLV (high-speed low voltage) mode is available for some GPIOs; this mode enables the possibility to increase the drive of the I/Os when 1.8 V is used.

The HSLV mode must be used only once the power supply of the I/Os is below 2.7 V, otherwise the device can suffer permanent damage.

The HSLVEN bits control the HSLV mode for the associated interface I/Os; this is done independently of the I/Os power supply. SYSCFG\_HSLVEN4R and SYSCFG\_HSLVEN5R control HSLV mode for all I/Os on SDMMC1 and SDMMC2 interfaces respectively. It includes the IOs powered by either  $V_{DD}$ ,  $V_{DDSD1}$  or  $V_{DDSD2}$ .

HSLV mode is protected by the OTP bit (product\_below\_2V5) for I/Os powered by  $V_{DD}$ . In order to be able to use the HSLV mode, the OTP bit must be already fused. I/Os powered by  $V_{DDSD1}$  and  $V_{DDSD2}$  do not count on that type of protection.

Compensation cells are used to control the I/O commutation slew rate (tfall/trise). This is done to reduce the I/O noise on the power supply for a number of I/O pins. As compensation cells are related to power supplies, the following actions must be done:

- SYSCFG CMPENSETR.EN must be programmed for I/Os powered by V<sub>DD</sub>
- SYSCFG\_CMPSD1ENSETR.EN must be programmed for I/Os powered by V<sub>SDDSD1</sub>
- SYSCFG\_CMPSD2ENSETR.EN must be programmed for I/Os powered by V<sub>SDDSD2</sub>.

#### 2.1.4 Battery backup

To retain the content of the backup registers and BKPSRAM, when  $V_{DD}$  is turned off, the VBAT pin can be connected to an optional standby voltage, supplied by a battery or another source.

The VBAT pin also powers the RTC, allowing it to operate even when the main digital supply  $(V_{DD})$  is turned off. The switch to the  $V_{BAT}$  supply is controlled by the power-down reset (PDR) circuitry embedded in the reset block. If no external battery is used in the application, it is required to connect VBAT externally to VDD.

#### 2.1.5 Voltage regulators

The 1.8 V LDO (for USB) is always enabled after power-on reset if BYPASS\_REG1V8 =  $V_{SS}$ . It is disabled on Standby entry and (LP/LPLV-) Stop does not affect it.

The 1.1 V LDO (for USB) is always enabled after power-on reset. It is disabled on Standby entry and (LP/LPLV-) Stop does not affect it.

The embedded regulators must not be used to supply external components (unless specifically mentioned).

# 2.2 Power supply schemes

The circuit is powered by the following power supplies:

- The  $V_{DD}$  is the main supply for I/Os. The internal part kept powered during the Standby mode. Useful voltage range is 1.71 V to 3.6 V (1.8 V, 2.5 V, 3.0 V, or 3.3 V typical).
  - Those supplies must be connected to external decoupling capacitors (see Table 5).
  - V<sub>DD PLL</sub> and V<sub>DD ANA</sub> must be connected to V<sub>DD</sub>.
- The V<sub>DDSD1</sub> and V<sub>DDSD2</sub> are the dedicated power supplies for two independent I/Os sections. The voltage range is the same as V<sub>DD</sub>.
  - Those supplies must be connected to external decoupling capacitors (see Table 5).

AN5474 - Rev 7 page 8/65



- The V<sub>DDCORE</sub> is the digital core domain supply. It can be shut down externally during the Standby mode. Voltage range during Run mode is 1.21 V to 1.29 V (1.25 V typical).
  - This supply must be connected to external decoupling capacitors (see Table 5).
  - V<sub>DDCORE</sub> can be reduced further in specific Stop mode (LPLV\_Stop, LPLV\_Stop2). This involves either:
    - PWR ON signal: for example with STPMIC1, external power management circuit
    - PWR LP signal with discrete SMPS components.
- The V<sub>DDCPU</sub> is the MPU domain supply. It can be shut down externally during the Standby and LPLV-Stop2 mode. Voltage range is:
  - 1.21 V to 1.38 V (1.25 V typical) up to 650 MHz
  - 1.32 V to 1.38 V (1.35 typical) above 650 MHz.
  - This supply must be connected to external decoupling capacitors (see Table 5).
  - V<sub>DDCPU</sub> can be reduced further in specific Stop mode (LPLV\_Stop). This involves either:
    - PWR\_ON signal with STPMIC1, external power management IC
    - PWR\_CPU\_ON and PWR\_LP signal with discrete SMPS components
- The VBAT pin can be connected to the external battery (1.2 V < V<sub>BAT</sub> < 3.6 V).</li>
  - If the application does not support a backup battery, it is recommended to connect this pin to V<sub>DD</sub>.
  - If the application supports a backup battery, it is recommended to add a ceramic decoupling capacitor between V<sub>BAT</sub> and V<sub>SS</sub>. Refer to Table 5.
  - If the application uses a super capacitor on VBAT, no additional decoupling is required.
- The VDDA pin is the analog (ADC/VREFBUF) supply and must be connected to external decoupling capacitors. Refer to Table 5.
- The VREF+ pin can be connected to the V<sub>DDA</sub> external power supply. If a separate, internal, or external, reference voltage is applied on VREF+, a decoupling capacitor must be connected between this pin and VREF-. Refer to Table 5 and Section 2.1.1.
  - Additional precautions can be taken to filter analog noise: VDDA can be connected to VDD through an inductor-based filter.
- V<sub>DDQ DDR</sub> is the DDR I/O supply and must be connected to external decoupling capacitors (seeTable 5).
  - Voltage range is 1.425 V to 1.575 V for interfacing DDR3 memories (1.5 V typical).
  - Voltage range is 1.283 V to 1.45 V for interfacing DDR3L memories (1.35 V typical).
  - Voltage range is 1.14 V to 1.3 V for interfacing LPDDR2 or LPDDR3 memories (1.2 V typical).
- V<sub>DD3V3\_USBHS</sub> is the USB high-speed PHY supply. Voltage range is 3.07 V to 3.6 V. It must be connected to external decoupling capacitors (see Table 5).
  - $V_{DD3V3\ USBHS}$  is also used to supply OTG\_VBUS (PI7) and OTG\_ID (PA10) pins.
- The VDDA1V8\_REG pin is the output of the internal regulator and must be connected to external decoupling capacitors. Refer to Table 5.
  - VDDA1V8 REG is connected internally to USB PHY and USB PLL.
  - The internal VDDA1V8\_REG regulator is enabled by default and can be controlled by software. It is always shut down during Standby.

For the 1.8 V voltage regulator configuration, there is a specific BYPASS\_REG1V8 pin that must be connected either to  $V_{SS}$  or  $V_{DD}$  to activate or deactivate the voltage regulator. It is mandatory to bypass the 1.8 V regulator when  $V_{DD}$  is below 2.25 V:

- When BYPASS\_REG1V8 = VDD, the VDDA1V8\_REG pin must be connected to V<sub>DD</sub> (if below 1.98 V) or to a dedicated 1.65 V 1.98 V supply (1.8 V typical).
- When BYPASS\_REG1V8 = VSS, V<sub>DD</sub> must be above 2.25 V to allow correct behavior of the 1.8 V voltage regulator.

Refer to Section 2.1.5: Voltage regulators and section "Embedded regulators characteristics" of the product datasheet for details.

AN5474 - Rev 7 page 9/65



- VDDA1V1\_REG pin is the output of the internal regulator and must be connected to external decoupling capacitors. Refer to Table 5). The voltage range is 1.045 V to 1.155 V (1.1 V typical).
  - VDDA1V1 REG is connected internally to USB PHY.
  - The internal VDDA1V1\_REG regulator is enabled by default and can be controlled by software. It is always shut down during Standby.

#### Caution:

*V<sub>DD3V3\_USBHS</sub>* must not be present (unless *VDDA1V8\_REG* is present), otherwise permanent device damage may occur. This is ensured by the STPMIC1 ranking order, or with an external component in case of a discrete component power supply implementation.

All supply grounds ( $V_{SS}$ ,  $V_{SS\_ANA}$ ,  $V_{SS\_PLL}$ ,  $V_{SS\_USBHS}$ , VSSA, and  $V_{REF-}$ ) must be connected with power planes.

The table below can be used as a guideline. The real capacitor count and values can be adapted depending on various parameters (capacitor size, capacitor dielectric, PCB technology), and using the results of the product power integrity simulations.

Table 5. Decoupling recommendations by package

Supply pin	Decoupling point <sup>(1)</sup>	Value <sup>(2)</sup>	TFBGA289 (9 x 9)	TFBGA320 (11 x 1)	LFBGA289 (14 x 14)	Comments	
VBAT	VSS	100 nF <sup>(3)</sup>	1	1	1	Can be skipped if VBAT is connected to VDD, or if a super capacitor is used instead of a battery.	
VDDCORE	VSS	1 μF	8	8	8	Not including capacitors on PMIC/SMPS	
VDDCPU	VSS	1 μF	7	7	7	Not including capacitors on PMIC/SMPS	
		1 nF	7	7	6	Not including capacitors on	
VDDQ_DDR	VSS	VSS	1 μF	3	3	3	PMIC/SMPS and additional capacitors on DDR memory
VDD_ANA	VSS_ANA	1 μF	1	1	1	-	
VDD_PLL, VDD_PLL2	VSS_PLL, VSS_PLL2	1 μF	2	2	2	Not including capacitors on	
VDD	VSS	1 μF	4	4	4	PMIC/SMPS	
VDDSD1/VDDSD2	VSS	1 μF	1/1	1/1	1/1		
VDDA1V8_REG		2.2 µF					
VDDA1V1_REG	VSS_USBHS	2.2 μι	1	1	1	-	
VDD3V3_USBHS		1 μF					
VDDA	VSSA	100 pF +				VSSA must be connected to VSS plane.	
VREF+	VREF- and VSSA	100 nF + 1 μF	1+1	1+1	1+1	VREF- must be connected to VSSA, then to the VSS plane.	

- 1. All VSS\_X and VSSA must be connected to a common VSS plane.
- 2. All µF capacitors are MLCC (multilayer ceramic).
- 3. Rise time should be less than 33 us/V.

Table 6. Supply usage for unused features

Supply	Usual connection	Possible connection	Pins or functions <sup>(1)</sup>	Related block
VDD3V3_USBHS	Dedicated 3.3 V supply	Open or VSS	USB_DP1/DM1 pins	USBH
			USB_DP2/DM2 pins	OTG or USBH

AN5474 - Rev 7 page 10/65



Supply	Usual connection	Possible connection	Pins or functions <sup>(1)</sup>	Related block
VDDA1V1 DEC	Decoupling consoiter	Open	USB_DP1/DM1 pins	USBH
VDDA1V1_REG	Decoupling capacitor	Open	USB_DP2/DM2 pins	OTG or USBH
\(\(\mathrea{\pi}\) \(\mathrea{\pi}\) \(\mathrea	Decoupling capacitor or		USB_DP1/DM1 pins	USBH
VDDA1V8_REG	dedicated 1.8 V supply or VDD 1.8 V	Open	USB_DP2/DM2 pins	OTG or USBH
			ADC internal channels	ADC1/ADC2
VDDA	Dedicated supply or VDD	Open, VSS or VDD	ADCx_INxx pins	ADC1/ADC2
VDDA			VREFBUF usage	VREFBUF
			VREF+ pin	ADC
VDDSD1	VDD or dedicated dynamic supply (3.3 V - 1.8 V) for SD-Card UHS-I mode	VDD	PC[12:8], PD[2] pins <sup>(2)</sup>	SDMMC1 and other AFmux functions
VDDSD2	VDD or dedicated dynamic supply (3.3 V - 1.8 V) for SD-Card UHS-I mode	VDD	PB[15, 14, 4, 3], PE3, PG6 pins <sup>(3)</sup>	SDMMC2 and other AFmux functions

- 1. Possible connection only when all related pins/functions are not used.
- 2. When these pins are not used, VDDSD1 must be connected to VDD.
- 3. When these pins are not used, VDDSD2 must be connected to VDD.

# 2.3 Reset and power supply supervisor

# 2.3.1 Power-on reset (POR)/power-down reset (PDR)

The device has an integrated POR/PDR circuitry that allows proper operation starting from 1.71 V.

The device remains in the reset mode as long as  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

For more details concerning the power-on/power-down reset threshold, refer to the electrical characteristics in the product datasheets.

V<sub>POR/PDR</sub> rising edge
V<sub>POR/PDR</sub> falling edge
V<sub>POR/PDR</sub> falling edge

RESET

Figure 2. Power-on reset/power-down reset waveform

Note:  $t_{RSTTEMPO}$  is approximately 2.6 ms.  $V_{PORPDR}$  rising edge is 1.67 V (typ.) and  $V_{PORPDR}$  falling edge is 1.63 V (typical). Refer to the product datasheets for actual value.

PDR\_ON is reserved for STMicroelectronics production tests and must always be connected to  $V_{DD}$  in an application.

## 2.3.2 Programmable voltage detector (PVD)

The user can use the PVD to monitor the  $V_{DD}$  power supply by comparing it to a threshold. The threshold can be selected by the PLS[2:0] bits in the power control register (PWR\_CR).

The PVD is enabled by setting the PVDE bit.

AN5474 - Rev 7 page 11/65



A PVDO flag is available, in the power control/status register (PWR\_CSR), to indicate whether  $V_{DD}$  is higher or lower than the PVD threshold. This event is internally connected to EXTI Line16 and can generate an interrupt if enabled through the EXTI registers. Depending on the EXTI Line16 rising/falling edge configuration, the PVD output interrupt can be generated when:

- V<sub>DD</sub> drops below the PVD threshold
- V<sub>DD</sub> rises above the PVD threshold
- When both conditions are met

As an example, the service routine can perform emergency shutdown tasks.




Figure 3. PVD thresholds

# 2.3.3 Application and system resets

An application reset (app\_rst) is generated from one of the following sources:

- reset from NRST pad
- reset from por\_rst signal (generally called power-on reset)
- reset from bor\_rst signal (generally called brownout)
- reset from the independent watchdog 1 (iwdg1\_rst)
- reset from the independent watchdog 2 (iwdg2\_rst)
- software reset from the RCC when the Cortex-A7 (MPU) sets the MPSYSRST bit to 1 (in the RCC)
- failure on HSE, when the clock security-system feature is activated (hcss\_rst)

A system reset (nreset) is generated from one of the following sources:

- reset from app\_rst signal (application reset)
- reset from vcore\_rst signal

Note:

When the system is in Standby, the  $V_{DDCORE}$  is switched off, but  $V_{DD}$  is still present. So when the system exits from Standby, the vcore\_rst signal is activated, generating a nreset reset.

AN5474 - Rev 7 page 12/65




Figure 4. Simplified reset pin circuit

Note:  $PDR_ON$  is reserved for STMicroelectronics production tests and must always be connected to  $V_{DD}$  in an application.

AN5474 - Rev 7 page 13/65



# 3 Packages

# 3.1 Package selection

The package must be selected by taking into account the constraints that are strongly dependent upon the application.

On STM32MP13x devices:

- All packages have identical pins and functions available (with the exception of TFBGA320 11 x 11, that does not provide DDR\_DTO0 pin for DDR DLL test purposes).
- All packages have 135 GPIOs (including three BOOT signals and four JTAG signals multiplexed on GPIOs).

The list below summarizes the more frequent constraints:

- PCB technology constraints
   Small pitch and high ball density may require more PCB layers and higher PCB class requiring stackup with micro-via (laser via) technology.
- Package height
- PCB available area
- Thermal constraints (larger packages have better thermal dissipation capabilities)

The packages listed in the table below are available on all STM32MP13x devices.

Table 7. STM32MP13x package summary

Package	Size <sup>(1)</sup> (mm x mm)	Minimum pitch (mm)	Height (mm)	Ball count
TFBGA289	9 x 9	0.5	1.2	289
TFBGA320	11 x 11	0.5	1.2	320
LFBGA289	14 x 14	0.8	1.4	289

1. Typical body size.


AN5474 - Rev 7 page 14/65



# 3.2 Alternate function mapping to pins

In order to easily explore peripheral alternate functions mapping to pins, it is recommended to use the STM32CubeMX tool.

Figure 5. STM32CubeMX example screen-shot



AN5474 - Rev 7 page 15/65



# 4 Clocks

Different clock sources can be used to drive the subsystem clocks:

- HSI oscillator clock (high-speed internal clock signal)
- CSI oscillator clock (low-power internal clock signal)
- HSE oscillator clock (high-speed external clock signal)
- PLL1/2/3/4 clocks
- PLL\_USB to generate the USB clock (480 MHz)

The STM32MP13x devices have two secondary clock sources:

- 32 kHz low-speed internal RC (LSI RC). It drives the independent watchdog and optionally, the RTC used for auto wake-up from Stop and Standby modes
- 32.768 kHz low-speed external crystal (LSE crystal) that optionally drives the real-time clock (RTCCLK)

Each clock source can be switched on or off independently when it is not used, to optimize the power consumption. Refer to the product reference manual for the description of the clock tree.

#### 4.1 HSE OSC clock

The HSE can be generated from two possible clock sources (see the figure below):

HSE user external clock

Vsw

Vss

HSE external crystal/ceramic resonator

Figure 6. HSE clock sources


# CSC32\_IN OSC32\_OUT

HSE external clock

VDD VSS OSC\_IN OSC\_OUT

External clock Source OSC\_OUT: HiZ for LSE bypass OSC\_OUT: tied to GND for HSE digital bypass OSC\_OUT: tied to VDD for HSE analog bypass

#### HSE crystal/ceramic resonators



The next formula defines the load capacitance C<sub>L</sub>:

$$C_L = C_{L1} \times C_{L2}/(C_{L1} + C_{L2}) + Cstray$$

Where Cstray is the pin capacitance and board or trace PCB-related capacitance (between 2 and 4 pF typical, see Section 7: Recommendations to minimize its value).

Refer to document [1] for more details.

## 4.1.1 External source (HSE bypass)

In this mode, an external clock source must be provided. This source can have a frequency from 8 to 50 MHz. Refer to product datasheets for actual maximum value.

The external digital or the analog clock signal with a duty cycle of about 50%, has to drive the OSC\_IN pin. The external digital signal is  $V_{IL}/V_{IH}$  and the analog signal has an amplitude of 200 mV pk-pk minimum.

Note:

To allow USB boot, the boot ROM automatically selects the HSE mode. It checks the OSC\_OUT connection during the startup phase (on the NRST rising edge):

- HSE digital bypass when OSC\_OUT is tied to GND (1 kΩ max)
- HSE analog bypass when OSC\_OUT is tied to  $V_{DD}$  (1 k $\Omega$  max)
- HSE crystal/ceramic resonator mode when OSC\_OUT is high-impedance or connected to a crystal/ ceramic resonator

AN5474 - Rev 7 page 16/65



When the HSE bypass is used, PWR\_ON can enable the external clock generator to save power (and disabled in Standby). In that case, the OSC\_IN clock input must be stable within 10 ms after the PWR\_ON rising edge occurs.

#### 4.1.2 External crystal/ceramic resonator (HSE crystal)

The external oscillator frequency ranges from 8 to 48 MHz. The external oscillator produces a very accurate rate on the main clock. The associated hardware configuration is shown in Figure 6. Using a 24 MHz crystal frequency is a good choice to get accurate USB high-speed clocks.

The crystal/ceramic resonator and the load capacitors have to be connected as close as possible to the oscillator pins to minimize output distortion and startup stabilization time. The load capacitance values must be adjusted according to the selected crystal/ceramic resonator.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use NP0/C0G capacitors in the 5 to 25 pF range (typical), selected to meet the load requirements of the crystal/ceramic resonator.  $C_{L1}$  and  $C_{L2}$  usually have the same value. The crystal manufacturer typically specifies a load capacitance that is the series combination of  $C_{L1}$  and  $C_{L2}$ . The PCB and pin capacitances must be included when sizing  $C_{L1}$  and  $C_{L2}$  (4 pF can be used as a rough estimate of the combined pin and board capacitance).


Refer to the document [1] and electrical characteristics section in the product datasheet for more details.


#### 4.2 LSE OSC clock

The LSE can be generated from two possible clock sources (see the figure below):

- LSE user external clock
- LSE external crystal/ceramic resonator

Figure 7. LSE source clocks





-Load capacitors-

LSE crystal/ceramic resonators (1)(2)

(1) OSC32\_IN and OSC32\_OUT pins can be used also as GPIO, but it is recommended not to use them as both RTC and GPIO pins in the same application.
(2) It is strongly recommended to use a resonator with a load capacitance C<sub>L</sub> ≤ 12.5 pF.

C<sub>L1</sub>←

#### 4.2.1 External source (LSE bypass)

In this mode, an external clock source must be provided, with a frequency of up to 1 MHz. The external digital or analog clock signal with a duty cycle of about 50% has to drive the OSC32\_IN pin while the OSC32\_OUT pin must be left high impedance. The external digital signal is  $V_{IL}/V_{IH}$  and the analog clock signal has an amplitude of 200 mV pk-pk minimum. Refer to Figure 7. The configuration of the bypass mode as well as the selection between the digital and analog is done within RCC registers.

#### 4.2.2 External crystal/ceramic resonator (LSE crystal)

The LSE crystal is a 32.768 kHz low-speed external crystal or ceramic resonator. It provides a low-power, but highly accurate clock source to the real-time clock peripheral (RTC) for clock/calendar or other timing functions.

The resonator and the load capacitors have to be connected as close as possible to the oscillator pins in order to minimize the output distortion and startup stabilization time. The load capacitance values  $C_{L1}$  and  $C_{L2}$  must be adjusted according to the selected oscillator.

Refer to document [1] and electrical characteristics sections in the product datasheet for more details.

AN5474 - Rev 7 page 17/65



# 4.3 Clock security system (CSS) and clock monitoring

Details are available in the product reference manual.

#### 4.3.1 HSE

HSE clock loss (clock not toggling) can be detected using CSS hardware. This works in Run and Stop modes, when the HSE oscillator is enabled. If a failure is detected on the HSE oscillator clock, a system reset can be generated and signaled to the TAMP for security protection. The CSS can be activated by software. In this case, the clock detector is enabled after the startup delay of the HSE oscillator. The clock detector is disabled when this oscillator stops.

The HSE over-frequency protection is performed using a secure low-power timer (LPTIM3) configured in timeout mode. In HSE over-frequency protection mode, LPTIM3 compares the HSE frequency to the HSI frequency. LPTIM3 then automatically triggers a tamper if the relative frequency exceeds the programmed limit. With this solution, the software can program the limit relative to the HSE nominal frequency that can be anything in the range.

Both HSE clock loss and HSE over-frequency protection outputs are ORed before the input of the corresponding internal tamper input (input tamper input #4).

#### 4.3.2 LSE

LSE clock loss (clock not toggling for 200  $\mu$ s) as well as over frequency (higher than 2 MHz) can be detected using LSE hardware and generate a tamper event. This works in all system modes, including VBAT mode. If a failure is detected on the LSE oscillator clock, the RTC/TAMP clock source is stopped and signaled to the TAMP for security protection (input tamper input #3).

AN5474 - Rev 7 page 18/65



# 5 Boot configuration

### 5.1 Boot mode selection

In the STM32MP13x devices, different boot modes can be selected by means of the BOOT[2:0] pins on a PI[6:4] GPIOs.

Table 8. Boot modes

воот2	воот1	воото	Initial boot mode	Comments	
0	0	0	UART and USB <sup>(1)</sup>	<ul> <li>Wait incoming connection on:</li> <li>USART3/6 and UART4/5/7/8 on default pins</li> <li>USB HS device on OTG_HS_DP/DM pins (2)</li> </ul>	
0	0	1	Serial NOR-Flash <sup>(3)</sup>	Serial NOR-Flash on quad SPI <sup>(4)</sup>	
0	1	0	eMMC <sup>(3)</sup>	eMMC on SDMMC2 (default) <sup>(4)(5)</sup>	
0	1	1	NAND-Flash <sup>(3)</sup> SLC NAND-Flash on FMC		
1	0	0	Engineering boot (no flash boot)	Used to get debug access without boot from flash <sup>(6)</sup>	
1	0	1	SD card <sup>(3)</sup>	SD card on SDMMC1 (default) <sup>(4)(5)</sup>	
1	1	0	UART and USB <sup>(1)(3)</sup>	Wait incoming connection on:  USART3/6 and UART4/5/7/8 on default pins  USB HS device on OTG_HS_DP/DM pins <sup>(2)</sup>	
1	1	1	Serial NAND-Flash <sup>(3)</sup>	Serial NAND-Flash on quad SPI <sup>(4)</sup>	

- 1. OTP settings can disable them. Note that an HSE clock/crystal is always required even for UART boot, unless USB and HSE frequency auto-detection are disabled in OTP.
- USB requires an HSE clock/crystal if OTP is not programmed for different frequency (see Section 5.3: Embedded bootloader mode).
- 3. OTP settings can change boot source (example: initial boot on SD-Card, then eMMC with OTP settings).
- 4. OTP can alter default pins.
- 5. Alternatively, another SDMMC interface than this default can be selected by OTP.
- 6. Cortex-A7 Core0 in infinite loop toggling PA13.

After a system reset, including exit from standby, the alternate function AF0 for the BOOT pins (PI[6:4]) is selected by default. The BOOT pins can be sampled in the SYSCFG\_BOOTR register. The pins can then be used as GPIOs by programming the corresponding GPIOx\_MODER and GPIOx\_PUPDR registers.

Important:

During a reset, the boot pins must be driven with the correct logic levels to select the required boot source.

In case of the UART boot using one of the possible U(S)ARTx\_RX pins to avoid a floating signal sent to the host, and until the boot ROM receives and decodes the initialization character, it is required to have a 10 k $\Omega$  VDD pullup on the respective U(S)ARTx\_TX pin.

The UART\_RX pin used for boot or system console should not be left floating to avoid a decoding of dummy serial characters. This could be ensured either by defining an internal pull-up in a uBoot/Linux device tree, or by using a 10 k $\Omega$  VDD pull-up on the board.

AN5474 - Rev 7 page 19/65



Table 9. UART possible boot pins

Peripheral	Signal	Pin
USART3	RX	PB12
USARIS	TX	PB10
UART4 <sup>(1)</sup>	RX	PD8
UAR14W	TX	PD6
UART5	RX	PB5
UANTO	TX	PB13
USART6	RX	PC7
USANTO	TX	PC6
UART7	RX	PF6
UART7	TX	PF7
UART8	RX	PE0
UANTO	TX	PE1

<sup>1.</sup> Recommended default UART for Linux console (that is as VCP on STLINK STDC14 connector).

AN5474 - Rev 7 page 20/65



## 5.2 Boot pin connection

The figure below shows an example of the external connection required to select the boot memory of the STM32MP13x devices.

The BOOT[2:0] pins on PI[6:4] GPIOs are selected by default after reset on AFmux.

SW3

PIG (BOOT2)

SYSCFG\_BOOTR.BOOT2

GPIOI\_PUPDR6[1:0]

SYSCFG\_BOOTR.BOOT1

SYSCFG\_BOOTR.BOOT1

SYSCFG\_BOOTR.BOOT1

SYSCFG\_BOOTR.BOOT1

SYSCFG\_BOOTR.BOOT1

GPIOI PUPDR4[1:0]

Figure 8. Boot mode selection

Despite all the recovery cases in a software, there is a risk that, with wrong or corrupted Flash memory content the system may not start. This situation is also known as 'bricked'. Wrong or corrupted Flash memory content can be the result of a user mistake, a bad Flash content programmed, or power lost.

Note: On empty Flash, the boot code automatically switches to UART/USB connection.

It may be required to force use of an UART/USB connection to allow the board Flash memory to be reprogrammed. For example, after a sale services or a firmware update.

There are also cases where the initial boot is done on a different Flash than regular boot. The initial boot can be done from the SD-Card, that copies binary data in another Flash memory like a Serial NOR, a Serial NAND, an eMMC, or an SLC NAND. This is possible as the initial boot code can set the relevant OTP bits to force future boot from the programmed Flash (see Figure 10). This allows a simplified and flexible mass production without intervention on BOOT pins.

AN5474 - Rev 7 page 21/65



The typical connections examples for a final board are described in the figure below.




Figure 9. Typical connection schematics of BOOT pins

Optional connection to force serial or USB boot (if not disabled by OTP settings)

The switches can be done by various ways such as push-button, solder bridges, connector contacts, or test points. In any case, they are assumed open by default during normal product boot, to avoid current flow in external resistors.

AN5474 - Rev 7 page 22/65



## 5.3 Embedded bootloader mode

This embedded bootloader is located in the boot ROM memory (refer to document [5] for additional information). During boot, the QUADSPI, FMC, SDMMC and USART peripherals operate with the internal 64 MHz oscillator (HSI).

The USB OTG HS device, however operates only if an external clock (HSE) is present with a default frequency of either 8, 10, 12, 14, 16, 20, 24, 28, 32, 36, 40 or 48 MHz (automatic detection). Alternatively, a fixed 24, 25 or 26 MHz frequency could be used with OTP settings).




Figure 10. Simplified boot flow

AN5474 - Rev 7 page 23/65



# 6 Debug management

The host/target interface is the hardware equipment that connects the host to the application board. This interface is made of three components: a hardware debug tool, a JTAG, or SWD connector and a cable connecting the host to the debug tool.

The figure below shows the connection of the host to the evaluation board.




Figure 11. Host-to-board connection

# 6.1 SWJ debug port (serial-wire and JTAG)

The STM32MP13x core integrates the serial-wire/JTAG debug port (SWJ-DP). It is an Arm standard CoreSight<sup>™</sup> debug port that combines:

- a JTAG debug port (JTAG-DP) providing a 5-pin standard JTAG interface to the AHP-AP port
- a serial-wire debug port (SW-DP) providing a 2-pin (clock + data) interface to the AHB-AP port

The two pins of the SW-DP are multiplexed with two of the five JTAG pins of the JTAG-DP.

On the STM32MP13x device, four JTAG signals are multiplexed on GPIOs on AFMux 00 as listed below:

- PF14 JTCK-SWCLK
- PF15 JTMS-SWDIO
- PH4 JTDI
- PH5 JTDO

NJTRST is available on a dedicated pin.

In order to use the RMA (return material acceptance) the JTAG pins (JTDI, JTCK, JTMS) must be accessible. The JTDO pin might be needed depending on the tool used to input the JTAG sequence into the STM32MP13x (some tools need to check the JTAG ID using JTDO output).

# 6.2 Pinout and debug port pins

# 6.2.1 Internal pull-up/pull-down resistors on JTAG pins

To avoid any uncontrolled I/O levels, the devices embed the following internal pull-up and pull-down resistors on JTAG pins:

- NJTRST: internal pull-up
- JTDI: internal pull-up
- JTDO-TRACESWO: internal pull-up
- JTMS-SWDIO: internal pull-up
- JTCK-SWCLK: internal pull-down

AN5474 - Rev 7 page 24/65



Note:

The JTAG IEEE standard recommends adding pull-up resistors on TDI, TMS, and nTRST but there is no special recommendation for TCK. However, for the STM32MP13x devices, an integrated pull-down resistor is used for JTCK.

Having embedded pull-up and pull-down resistors removes the need to add external resistors.

#### 6.2.2 Debug port connection with standard JTAG connector

The figure below shows the connection between the STM32MP13x device and a standard JTAG/SWD connector.




Figure 12. JTAG/SWD MIPI10 connector implementation example

AN5474 - Rev 7 page 25/65



#### 6.2.3 Debug port and UART connection with STDC14 connector

The figure below shows the connection between the STM32MP13x device and an STDC14 connector, including an UART virtual communications port connection. The STDC14 header reference example is FTSH-107-01-L-DV-K-A.

2 × 7 pitch 1.27mm Res. Res. <u>VDD</u> T\_VCC T\_JTMS/T\_SWDIO T\_JCLK/T\_SWCLK GND T\_JTDO/NC GND STM32MP13x 10 T\_JRCLK/NC ממע T\_JTDI/NC **GNDDetect** T NRST T\_VCP\_RX T\_VCP\_TX JTMS-SWDIO SWJ/DAP JTCK-SWCLK **JTDO JTDI** (2x)ESDALC6 V1W5 **NRST** PD8 UART4\_RX **UART4** UART4 TX PD6

Figure 13. JTAG/SWD/UART VCP STDC14 connector implementation example

**Bold** and thick lines: minimum set of signal for SWD debug.

Note: The STDC14 connector respects (from pin 3 to pin 12) the Arm10 pinout (Arm Cortex debug connector).

#### 6.2.4 Parallel trace and HDP

#### 6.2.4.1 Parallel trace

Note:

TRACED[15:0] and TRACECLK signals are available as alternate functions on I/O pins. The user can select the number of trace data N = 1, 2, 4, 8 or 16 pins. Less trace data means lower available trace bandwidth, so less information can be traced without trace overrun. There is a 4-Kbyte buffer in STM32MP13x devices. Information to be traced can be the number of trace sources, code, and/or data tracing. For each product, a trade-off between available features and trace bus leads to have reduced feature while using trace during product development.

The trace is compliant to Arm CoreSight trace. The trace needs a dedicated tracing tool in order to be interpreted and correlated with the debugging done through SWD or JTAG.

For more information on the TPI (trace port interface) CoreSight component, refer to the product reference manual and the CoreSight SoC-400 technical reference manual.

For efficient tracing bandwidth, TRACECLK must run as fast as possible while maintaining good signal integrity on all parallel trace signals. This is dependent on board and connector choices, GPIO strength settings (GPIO\_OSPEEDR registers), and  $V_{DD}$  voltage.


When using  $V_{DD}$  = 1.8 V, a setting in the OTP bit product\_below\_2v5 and the register SYSCFG\_HSLVEN0R (HSLVEN\_TRACE bit) may be required. This setting ensures the best speed on the pads that are used on trace signals.

AN5474 - Rev 7 page 26/65



Warning: HSLVEN must not be set when  $V_{DD}$  is above 2.7 V, otherwise permanent device damage

Figure 14. Parallel trace port with JTAG/SWD on Mictor-38 implementation example



#### 6.2.4.2 Hardware debug port

Some internal signals are available for deep debugging. Internal knowledge and an oscilloscope or logic analyzer are needed. For more information, refer to the product reference manual and datasheet.

#### 6.2.5 Debug triggers and LEDs

The CoreSight CTI (cross-trigger interface) is available on pins as DBTRGI and DBTRGO:

- DBTRGI pin can be generated by an external user signal. It can be programmed inside the CoreSight components to start/stop traces or to enter specific cores in debug mode (break). DBTRGI can be made available on PA13, PA14, or PB0.
- DBTRGO can be generated by CTI. It allows to see externally that one of the CoreSight components (such as core break or trace started) has reached a trigger condition. DBTRGO can be made available on PA13, PA14, or PG9.

AN5474 - Rev 7 page 27/65




The PA13 pin has the following specific behavior (see boot documentation for details):

- During a boot phase, in case of boot failure, PA13 is set to low open-drain. The error LED lights bright.
- During UART/USB boot, PA13 toggles open-drain at a rate of about 5 Hz until a connection starts.
   The error LED blinks fast.
- With BOOT[2:0] = 0b100 (no boot, used for specific debug), PA13 toggles open-drain at a rate of about 5 kHz. The error LED lights weak.
- In all other cases, PA13 is kept in its reset value (high-z until software setting).

It is a good idea to put a red LED on PA13 as shown in the figure below.

Figure 15. LED connections example



LEDs are useful for quick visual signaling of the system activity. So, it is a good choice to use PA13 and PA14. This does not avoid the usage of DBTRGI and DBTRGO on PA13 or PA14 for debug (assuming the software stops controlling LEDs during this specific debug).

AN5474 - Rev 7 page 28/65



# 7 Recommendations

## 7.1 PCB (printed circuit board)

For technical reasons, to have good decoupling and a good shielding effect, it is mandatory to use a multilayer PCB with:

- a separate layer dedicated to the ground (VSS)
- another layer dedicated to power supplies like V<sub>DD</sub>, VDDCPU, and V<sub>DDCORE</sub>.

# 7.2 Component position

A preliminary layout of the PCB must separate the different circuits according to their EMI contribution in order to reduce cross-coupling on the PCB, that is noisy, high-current circuits, low-voltage circuits, and digital components.

# 7.3 Ground and power supplies $(V_{SSx}, V_{DDx})$

Due to the large power and high frequencies involved in STM32MP13x devices, it is mandatory to use a PCB with the following characteristics:

- at least four layers
- dedicated power planes for V<sub>SSx</sub> and V<sub>DDx</sub>.

# 7.4 I/O speed settings

It is important to set the right output drive on the I/Os. This ensures to have sufficient rise and fall times, and also to avoid additional ringing and noise.

When there are no specific I/O speed requirements, OSPEEDR must be set to 0.

As a first approximation, the table below helps to quickly choose the right setting to apply according to signal frequency and capacitive load. This setting may need to be tailored in case of signal integrity issue.

In most cases, the I/O compensation needs to be enabled in SYSCFG (refer to product datasheet for more details).


In the case of asynchronous or single-edge clocked data lanes (such as SDR), the maximum data frequency toggle is effectively half the data rate. For example, an SPI running at 10 Mbit/s has a maximum frequency of 5 MHz on data signal (for example: output serial data 01010101), but 10 MHz on the clock signal. On dual-edge clocked data lanes (such as DDR), the clock, and data have the same maximum toggling frequency.

For high-speed interfaces (SDMMC, QSPI, ETH, SPI, LTDC, and TRACE), high-speed low voltage (HSLV) mode must be enabled when the I/O supply is less than 2.7 V, to ensure sufficient slew rate. HSLV mode is enabled for each interface independently, by writing a special value into the corresponding SYSCFG\_HSLVENxR register.

Warning: Enabling HSLV mode when the I/O supply is greater than 2.7 V, may damage the device.

AN5474 - Rev 7 page 29/65

Figure 16. I/O speed summary with various loads and voltages



The OTP bit product\_below\_2v5 must be programmed before HSLV is enabled, for all interfaces except SDMMC.

Table 10. OSPEEDR setting example for  $V_{DD}$  = 3.3 V typical

Davinhaval	Signala	Toggling yets (MU-)	OSPEEDR			
Peripheral	Signals	Toggling rate (MHz)	Spe	ed with C <sub>L</sub> = 30 pF	Spe	ed with C <sub>L</sub> = 10 pF
FMC async	Data/controls	50	2	High speed	1	Medium speed
EMC ayra	CLK	100	2	High speed	2	High speed
FMC sync	Data/controls	50	2	High speed	1	Medium speed
OLIADEDI (EDD)	CLK	133	2	High speed (1)	2	High speed
QUADSPI (SDR)	Data/controls	66.5	2	High speed	2	High speed
QUADSPI (DDR)	All	66.5	2	High speed	2	High speed
LTDO (LIDAN) (2)	CLK	74.25	2	High speed	2	High speed
LTDC (HDMI) (2)	Data/controls	37.125	1	Medium speed	1	Medium speed
LTDC (2)	CLK	90	2	High speed	2	High speed
LIDC (2)	Data/controls	45	2	High speed	1	Medium speed
LTDC	CLK	48	2	High speed	1	Medium speed
LIDC	Data/controls	24	1	Medium speed	0	Low speed
TIM/LPTIM	All	5	0	Low speed	0	Low speed
I2C	All	1	0	Low speed	0	Low speed
USART	All	5	0	Low speed	0	Low speed
SPI	CLK	50	2	High speed	1	Medium speed

AN5474 - Rev 7 page 30/65



Peripheral	Signals	Toggling rate (MHz)	OSPEEDR			
			Spe	ed with C <sub>L</sub> = 30 pF	Spe	ed with C <sub>L</sub> = 10 pF
SPI	Data/controls	25	1	Medium speed	0	Low speed
SAI	MCLK	15	0	Low speed	0	Low speed
	CLK	1	0	Low speed	0	Low speed
	Data/controls	0.5	0	Low speed	0	Low speed
SDMMC (SDR)	CLK	130	2	High speed (1)	2	High speed
	Data/controls	65	2	High speed (1)	1	Medium speed
SDMMC (DDR)	All	52	2	High speed	1	Medium speed
FDCAN	All	5	0	Low speed	0	Low speed
ETH (MII)	CLK	50	2	High speed	1	Medium speed
	Data/controls	25	1	Medium speed	0	Low speed
ETH (RMII)	All	50	2	High speed	1	Medium speed
ETH (RGMII)	All	125	3	Very high speed	2	High speed
ETH (MDIO)	MDIO	2.5	0	Low speed	0	Low speed
TRACE	All	133	3	Very high speed	2	High speed
		100	2	High speed	2	High speed

- 1. Value for CL = 20 pF.
- 2. Requires external oscillator for HSE.

Table 11. OSPEEDR setting example for  $V_{DD}$  = 1.8 V typical

Peripheral	Signals	Toggling rate (MHz)	OSPEEDR C <sub>L</sub> =30 pF		OSPEEDR C <sub>L</sub> =10 pF	
FMC async	Data / controls	50	3	Very high speed	2	High speed
FMC sync	CLK	45	3	Very high speed	2	High speed
	Data / controls	22.5	2	High speed	2	High speed
OLIADEDI (EDD) (1)	CLK	133	3	Very high speed <sup>(2)</sup>	2	High speed
QUADSPI (SDR) (1)	Data / controls	66.5	2	High speed	2	High speed
QUADSPI (DDR) (1)	All	66.5	2	High speed	2	High speed
LTD0 (LD14) (2)	CLK	74.25	2	High speed (2)	2	High speed
LTDC (HDMI) (3)	Data / controls	37.125	1	Medium speed	1	Medium speed
LTDQ (3)	CLK	69	2	High speed	2	High speed
LTDC (3)	Data / controls	34.5	1	Medium speed	1	Medium speed
TIM/LPTIM	All	5	0	Low speed	0	Low speed
I2C	All	1	0	Low speed	0	Low speed
USART	All	5	0	Low speed	0	Low speed
SPI (4)	CLK	50	2	High speed	1	Medium speed
SPI	Data / controls	25	1	Medium speed	0	Low speed
	MCLK	15	1	Medium speed	1	Medium speed
SAI	CLK	1	0	Low speed	0	Low speed
	Data / controls	0.5	0	Low speed	0	Low speed
SDMMC (SDR) <sup>(5)</sup>	CLK	130	3	Very high speed (2)	2	High speed
	Data / controls	65	2	High speed	1	Medium speed

AN5474 - Rev 7 page 31/65



Peripheral	Signals	Toggling rate (MHz)	OSPEEDR C <sub>L</sub> =30 pF		OSPEEDR C <sub>L</sub> =10 pF	
SDMMC (DDR) (5)	All	52	2	High speed	1	Medium speed
FDCAN	All	5	0	Low speed	0	Low speed
ETIL (MIL)	CLK	50	1	Medium speed	1	Medium speed
ETH (MII)	Data / controls	25	0	Low speed	0	Low speed
ETH (RMII)	All	50	1	Medium speed	1	Medium speed
ETH (RGMII) (6)	All	125	3	Very high speed (2)	2	High speed
ETH (MDIO)	MDIO	2.5	0	Low speed	0	Low speed
TDACE (7)	All	133	3	Very high speed (2)	2	High speed
TRACE (7)		100	3	Very high speed	2	High speed

- 1. HSLVENxR enabled for QUADSPI.
- 2. Value for CL=20 pF.
- 3. HSLVENxR enabled for LTDC.
- 4. HSLVENxR enabled for SPI.
- 5. HSLVENxR enabled for SDMMC.
- 6. HSLVENxR enabled for ETH.
- 7. HSLVENxR enabled for TRACE.

AN5474 - Rev 7 page 32/65



# 7.5 PCB stack and technology

A trade-off between the PCB cost and easy electrical connections has to be made. Examples for 6- and 4-layer PCB, are detailed in the figures below.

Using only PTH is possible for 14x14 0.8 mm pitch package and 11x11 0.5 mm pitch package. Using PTH, buried vias and laser drilled vias may be needed for 9x9 0.5 mm pitch package.




Figure 17. 4-layer PCB stack example (with only PTH via)

AN5474 - Rev 7 page 33/65





Figure 18. 6-layer PCB stack example (with PTH, buried via and laser via)





AN5474 - Rev 7 page 34/65






Figure 20. PCB rule example for 0.5 mm pitch package (with laser via and PTH)

AN5474 - Rev 7 page 35/65



# 7.6 Decoupling and package escape routing

All power supply and ground pins must be properly connected to the power supplies. These connections, including pads, tracks and vias must have an impedance as lowest as possible. This is typically achieved with thick track widths and, preferably, the use of dedicated power supply planes in multilayer PCBs.

In addition, each power supply pair must be decoupled with ceramic capacitors (see Table 5 for details). These capacitors need to be placed as close as possible to, or below, the appropriate pins on the underside of the PCB. Exact values depend on the application.

The recommended PCB layout and escape routing, as well as the placement of decoupling capacitances for various package types, can be found in the reference design attached to the *STM32MP13x lines DDR memory routing guidelines* (AN5692).

# 7.7 ESD/EMI protections

ESD (electrostatic discharge) and EMI (electromagnetic interference) must be taken into account from the beginning of a product development, as adding them later may be very complex and expensive.

ESD and EMI are driven by global standards (such as IEC 61000 or JESD 22) that, in most countries, require a certification to allow mandatory marking to be applied on a product (for example CE or FCC). ESD and EMI are also driven by standardized interface certification or requirements (such as USB).

The final product ESD protection should be done by external components, more especially on interfaces having external user access in the final product (such as Ethernet, USB, or SD-card).

Some components provide ESD protection as well as EMI common mode filtering (such as ECMF02-2AMX6 used on USB). Some examples of ESD/EMI protections are detailed in Section 8: Reference design examples. For more details, refer to the document [2].

# 7.8 Sensitive signals

When designing an application, the study of the points listed below can improve the electromagnetic compatibility (EMC):

- signals for which a temporary disturbance affects the running process permanently. For example, interrupts and handshaking strobe signals. It is not the case for LED commands.

  The following actions improve the EMC performance for these signals:
  - a surrounding ground trace
  - shorter lengths
  - absence of noisy or sensitive traces nearby (crosstalk effect)

For digital signals, the best possible electrical margin must be reached for the two logical states. Slow Schmitt triggers are recommended to eliminate parasitic states.

- noisy signals (such as clock)
- sensitive signals (such as high-impedance ones)

For more details, refer to the document [2].

# 7.9 Unused I/Os and features

The STM32MP13x devices are designed for a wide range of applications and a specific application rarely uses 100% of the MCU resources.

To increase the EMC performance, unused clocks, counters, or I/Os must not be left free: for example, I/Os must be set to 0 or 1 (pull-up or pull-down on unused I/O pins) and unused features must be frozen or disabled.

Refer to Table 6. Supply usage for unused features.

AN5474 - Rev 7 page 36/65



# 8 Reference design examples


This section provides examples to help the user to connect major and critical interfaces to the STM32MP13x devices.

# 8.1 Clock

The two following clock sources are used for STM32MP13x devices (see Section 4 for details):

- LSE: 32.768 kHz crystal for the embedded RTC
- HSE: 24 MHz crystal or external oscillator as MCU main clock

Figure 21. HSE recommended schematics for both oscillator/crystal options



T61427V1

Table 12. HSE BOM for oscillator or crystal

-	Oscillator	Crystal option
X1	NZ2016SH 24 MHz	NX2016SA 24 MHz
R1	10 Ω	-
R2	10 ΚΩ	-
R3	-	0 Ω
R4	1 ΚΩ	-
C1	-	6.8 pF
C2	-	6.8 pF
C3	10 nF	-

# 8.2 Reset

The NRST reset signal is active low (see Figure 3. PVD thresholds). The reset sources include the "reset" button and debugging tools via the JTAG connector (refer to Section 2.3: Reset and power supply supervisor).

AN5474 - Rev 7 page 37/65



### 8.3 Boot mode

The boot option is configured by setting permanent wires or switches SW3 (BOOT2 on pin PI6), SW2 (BOOT1 on pin PI5) and SW1 (BOOT0 on pin PI4) and internal OTP. Refer to Section 5: Boot configuration.

A 10 k $\Omega$  VDD pull-up on the U(S)ARTx\_TX pin is mandatory when the U(S)ART boots using this pin. This avoids a floating signal sent to the host, until the boot ROM receives and decodes the initialization character .

**Peripheral** Signal Pin Rx PB12 USART3 Tx PB10 Rx PD8 UART4<sup>(1)</sup> Tx PD6 Rx PB5 **UART5** Tx **PB13** Rx PC7 **USART6** Tx PC6 PF6 Rx **UART7** Tx PF7 Rx PE0 **UART8** Tx PE1

Table 13. U(S)ART possible boot pins

In case of QUADSPI boot, the QUADSPI may boot from one of the following:

- · from a dedicated default QUADSPI boot GPIO, used to connect a QUADSPI single bank on the board
- using some FMC Nand8 boot GPIOs (PD1, PD4, PD5, PD11, PD15, PE9), used to connect an FMC Nand8 on the board, with:
  - PD1: QUADSPI\_BK1\_NCS
  - PD4: QUADSPI\_CLK
  - PD5: QUADSPI BK1 IO0
  - PD11:QUADSPI\_BK1\_IO2
  - PD15: QUADSPI BK1 IO3
  - PE9: QUADSPI\_BK1\_IO1

## 8.4 SWD/JTAG interface

The reference design shows the connections between the STM32MP13x devices and some standard connector (refer to Debug management).

Note:

If available, it is recommended to connect the debugger probe system reset pin to NRST. This action permits resetting the application from the debugger.

AN5474 - Rev 7 page 38/65

<sup>1.</sup> Recommended default UART for Linux® console (as VCP on STLINK STDC14 connector).



# 8.5 Power supply

Refer to Section 2: Power supplies.


# 8.5.1 Discrete supply example 3.3 V I/Os with DDR3L

This reference design example targets a simple 3.3 V I/O platform with low-cost DDR3L without emphasis on power reduction. Sleep, Stop, and Standby modes are supported.

LP-Stop and low-power Standby with DDR3L retention can be supported. This support is not very interesting due to the use of DDR3L, which does not have a low-power target for self-refresh. Refer to the document [10] for more details.

A power cycle should be done on VDDCPU and VDDCORE when nRST is activated or when the STM32MP13x exits from Standby mode. Hence, the connection of SMPS enable signals to PWR\_ONRST and PWR\_CPU\_ONRST. In the case of entering RMA state for returning devices for failure analysis, the power cycling should not be done. So, the two diodes connected to PWR\_ONRST and PWR\_CPU\_ONRST must be removed.

Figure 22. Discrete supply example with 3.3 V I/Os and DDR3L



AN5474 - Rev 7 page 39/65



# 8.5.2 STPMIC1 supply example 3.3 V I/Os with DDR3L

This reference design example targets a complex 3.3V I/Os platform with low-cost DDR3L and high-integration STPMIC1. Usually, all platform components can be powered by the STPMIC1. Full power-supply control is supported thanks to STPMIC1 I<sup>2</sup>C and side-band signals. The Sleep, Stop, and Standby modes are supported (see STPMIC1 datasheet for more details).

The STPMIC1 automatically applies power cycling on VDDCORE and VDDCPU when nRST is activated (nRST button, exit from Standby, system reset). However, in the case of entering an RMA state, the power cycling should not be done. A 0  $\Omega$  resistance between STM32MP13x nRST and STPMIC1 can be set and removed in case of entering an RMA state.

On a same I<sup>2</sup>C bus, it is not possible to share I<sup>2</sup>C devices controlled from both secure and non-secure softwares. For example, a secure software controls STPMIC1 in our standard deliveries and a distinct and securable I<sup>2</sup>C master is used (I2C3, I2C4, or I2C5 on STM32MP13x).




Figure 23. STPMIC1 supply example 3.3 V I/Os with DDR3L

Note:

BUCK1 and BUCK4 default values are 1.2 V. This value allows the product to boot at low frequency. Then the software should set the BUCK values to the expected runtime values (Typ is 1.25 V on VDDCORE and VDDCPU).

AN5474 - Rev 7 page 40/65



# 8.5.3 STPMIC1 supply example 1.8 V I/Os with LPDDR2/LPDDR3

This reference design example targets a complex 1.8 V I/Os platform with low-power LPDDR2/LPDDR3 and high-integration PMIC. Usually, all platform components can be powered by the STPMIC1. The full power-supply control is supported thanks to STPMIC1 I2C and side-band signals. The Sleep, Stop, and Standby modes are supported as well as very-low-power Standby with LPDDR2/LPDDR3 retention (see STPMIC1 datasheet for more details).

STPMIC1E NTLDO LDO6OUT STM32MP13x DO16IN VBAT Only if internal LDO10UT VDDA (2.9V) BYPASS\_REG1V8 VREFBUF disabled PDR ON VDDA (2.9V) LDO20UT VDDA free VDD\_PLL DO25IN 3.3V VREF+ VDD\_ANA LDO50UT VDD\_SD (2.9V) (on at powerup if SD-Card boot) ADC 2x(100 nF + 1 uF) VRFF. VDDSD1 VDDSD2 VSSA VDD (1.8V) **BUCK3IN** VLX3 VDD PGND VOUT VSS V<sub>DD</sub> VDD VSS\_ANA VSS\_PLL PA8 (I2C4\_SDA) VDD (3.3V) VIO SDA SCL PE2 (I2C4\_SCL) Only useful if VBAT is supplied separately than VDE WAKEUP PC13 (RTC OUT1) and wakeup during VBAT mode is required. ON / INT PONKEYN INTN PF8 (WKUP1) VDDA1V8\_REG VDD (1.8V) **PWRCTRL** PWR\_ON 2.2 µF RSTN **√** 0Ω NRST VSS\_USBHS RESET 10 nF n VDDCPU/VDDCORE. VDDA1V1\_REG VDDCORE USB BUCK4IN VLX4 VDDCORE VDD\_USB (3.3V) VDD3V3\_USBHS PGND VOUT4 vss VSS\_USBHS BUCK1IN VLX1 VDDCPU USB\_RREF 3K 1% PGND VOUT vss Additional VIN VDD\_DDR (1.2V) BUCK2IN VDDQ DDR VI X DDR\_ZQ 240 1% DDR < vss PGND VOUT: surges, noise.) DDR\_VREF ----|h VIN \_\_\_\_\_ (3.0 - 5.5V) VIN LDO4OUT VDD\_USB (3.3V) SWOUT VBUSSW (5.2V) VBST (5.2V) + VLXBST **BSTOUT**  VBST (5.2V) Vnns 2 × 100 nF PGND -----VDDCA VREECA VBUSOTG VBUS OTG (5.2V) -----|h Vnno VREEDO LPDDR2/LPDDR3 memory VDD (1.8V) LDO3IN LDO3OUT VDD1\_DDR (1.8V) ZΩ 240 1% Vsso GNDLDO Vssca VREF V<sub>DD1</sub> Exposed thermal pad Vss

Figure 24. STPMIC1 supply example 1.8 V I/Os with LPDDR2/LPDDR3

Note: BUCK1 and BUCK4 default values are 1.2 V. This value allows the product to boot at low frequency. Then the software should set the BUCK values to the expected Run time values (Typical is 1.25 V on VDDCORE and VDDCPU).

AN5474 - Rev 7 page 41/65



# 8.6 DDR3/DDR3L SDRAM

The DDR3 differs from DDR3L only by the supply voltage (1.5 V versus 1.35 V) and VREF level (0.75 V versus 0.675 V). DDR3L has superseded most DDR3 designs.

A 240  $\Omega$ , 1% resistor must be connected between DDR\_ZQ. Values in the figure below work in most cases, but can be tailored to each side, I/O drive strengths and PCB impedance. Refer to the document [8] for routing examples.




Figure 25. DDR3L 16-bit connection example

Notes:

Detailed routing examples are described in [8].

AN5474 - Rev 7 page 42/65

<sup>(1)</sup> Supplies and decoupling capacitors not shown.

<sup>(2)</sup> Alternatively, to ease routing and avoid long VREF lines,  $V_{REF}$  can be generated locally by a 1 K $\Omega$  /1K $\Omega$ , 1% resistor divider on VDDQ close to each VREF pins.



# 8.7 LPDDR2/3 SDRAM

A resistor (240  $\Omega$ , 1%) must be connected between DDR\_ZQ and VSS. This resistor must not be shared with one or more ZQ resistors required on the LPDDR2 or LPDDR3 components. Refer to the document [8] for routing examples.




Figure 26. LPDDR2/LPDDR3 16-bit connection example

Detailed routing examples are described in [8].

AN5474 - Rev 7 page 43/65



# 8.8 SD-Card without external level-shifters

Thanks to the  $V_{DDSDx}$  dedicated power supplies, the UHS-I faster modes can be used without the need for external level-shifters. The UHS-I faster modes are up to SDR50 and DDR50, 50 Mbytes/s bus speed. For these modes, the user must switch to 1.8 V the VDDSDx I/Os voltage (SD-card is started with 3 V card I/Os).

Note:

As boot is always done in "Standard" mode (3 V I/Os). If the card is used by the application in UHS-I, a power cycle on the card supply is required after reset or Standby.

This example is independent of MPU I/O voltage  $V_{DD}$ , that can be between 1.71 V and 3.6 V. In the case when  $V_{DD}$  is at 1.8 V Typ,  $V_{DDSDx}$  should be supplied with a voltage compatible with the SD-Card start transaction at "Standard" mode (2.7 V-3.6 V) during those starting phases.

Note:

A good signal integrity is dependent on board, GPIO strength settings (GPIO\_OSPEEDR registers), and  $V_{DD}$  voltage.

When using  $V_{DD}$  = 1.8 V, the following settings might be required to ensure the best speed on pads used on the SDMMC output:

- a setting in the OTP bit product\_below\_2v5
- either a setting in the register SYSCFG\_HSLVEN4R (HSLVEN\_SDMMC1 bit) or a setting in the register SYSCFG\_HSLVEN5R (HSLVEN\_SDMMC2 bit)
- · or a setting in both registers above at the same time


**Warning:** HSLVEN must not be set when  $V_{DD}$  is above 2.7 V, otherwise permanent device damage may occur.

If needed, the impedance-matching resistor must be placed as close as possible of the output driver pin. Values in the example below work in most cases, but can be tailored to I/O drive strengths and PCB impedance.

Before V<sub>DD\_SD</sub> shutdown (for example before Standby), all signals going to the card must be set to 0 or high-z by the SDMMC1 driver.

A connection example where UHS-I SD card mode is not used is shown in the figure below.

Figure 27. SD card without external level shifter example (no UHS-I mode connection)



Notes: - **Bold** and plain lines: default pins and minimum set of signals required by low-level boot ROM during SD card boot.

- Traces must be short with balanced length.

AN5474 - Rev 7 page 44/65



If  $V_{DD}$  = 3.3 V, VDD\_SD can be connected to  $V_{DD}$  to save a power supply source.

If  $V_{DD}$  = 1.8 V, VDD\_SD should be supplied from an external power source with voltage compatible with the SD-card standard (2.7 V - 3.6 V).

When UHS-I SD-Card mode is used, the SDMMC1 (or SDMMC2) pad ring section must be supplied with a dedicated power supply (VDD\_SD\_IO). Software must be able to change this supply from  $V_{DD\_SD}$  to 1.8 V when in UHS-I mode. The corresponding voltage supply is  $V_{DDSD1}$  for SDMMC1 (or  $V_{DDSD2}$  for SDMMC2). A possible connection is shown in the figure below.

VDD VDD\_SD\_IO VDD\_SD STM32MP13x VDD Micro SD card socket VDDSD1 VDD **VDDSD** SDMMC1\_CK PC12 CLK 22 PD2 SDMMC1 CMD CMD PC8 SDMMC1\_D0 DAT0 SDMMC1 MICRO SD PC9 SDMMC1\_D1 DAT1 PC10 SDMMC1\_D2 DAT2 PC11 SDMMC1\_D3 DAT3

Figure 28. SD card without external level shifter example (UHS-I mode connection)

Notes: - **Bold** and plain lines: default pins and minimum set of signals required by low-level boot ROM during SD card boot.

- Traces must be short with balanced length.

Same examples apply to the SDMMC2 interface, using PB3, PB4, PB14, PB15, PE3, and PG6 GPIOs.

Note:


When the product should boot from the SD-Card using UHS-I mode, the STPMIC1 default configuration must be updated during production. This configuration must be set to allow two regulators to be available at 3.3 V.

DT66



It is possible to use and external switch (1.8 V, 3.3 V) programmed by a GPIO to supply the  $V_{DDSDx}$  power pin. Saving one programmable regulator (see figure below).

Figure 29. Using external power switch to supply VDDSDx



AN5474 - Rev 7 page 46/65



# 8.9 eMMC Flash


Note:

A good signal integrity is dependent on board, GPIO strength settings (GPIO\_OSPEEDR registers), and V<sub>DD</sub> voltage.

When using  $V_{DD}$  = 1.8 V, the following settings might be required to ensure the best speed on the pads used on the SDMMC outputs:

- a setting in the OTP bit product below 2v5
- either a setting in the register SYSCFG\_HSLVEN4R (HSLVEN\_SDMMC1 bit) or in the register SYSCFG\_HSLVEN5R (HSLVEN\_SDMMC2 bit)
- a setting in both registers mentioned above.

Figure 30. eMMC connection example



Notes: - Bold and plain lines: default pins and minimum set of signals required by low-level boot ROM during eMMC boot.

- Traces must be short with balanced length. Decoupling capacitors are not shown.
- In this mode, VDD and VDDSD2 are tied together.

T66032V1




### 8.10 **SLC NAND Flash**

The single 8- or 16-bit SLC NAND memory device and two independent 8-bit SLC NAND memory devices are supported:

- single 8- or 16-bit SLC NAND memory device = CE# = FMC NCE
- independent 8-bit SLC NAND memory devices = device1 CE# = FMC NCE and device2 CE# = FMC NCE2.

Boot is only done on the SLC NAND memory device connected to FMC\_NCE. Note:

Figure 31. SLC NAND-Flash connection example



Notes: - Bold and plain lines: default pins and minimum set of signals required by low-level boot ROM during NAND boot.

Schematic for 16-bit NAND only.

Only single-level cell (SLC) NAND-Flash is supported. It is supported with either Hamming, BCH4 or BCH8 error Note: correction algorithms.

AN5474 - Rev 7 page 48/65

<sup>-</sup> Traces must be short with balanced length. Decoupling capacitors are not shown.

<sup>-</sup>  $V_{DD\_NAND}$  must be cut for > 1 ms in order to allow reboot (on reset or Standby exit).



### 8.11 Serial NOR/NAND Flash

As boot is always done in SPI mode. A power cycle on serial Flash supply is required after reset or standby exit if:

- the application sets the serial Flash memory in multiple data lines
- · or if the sector addressing has been changed.

Note: A good signal integrity is dependent on board, GPIO strength settings (GPIO\_OSPEEDR registers), and V<sub>DD</sub> voltage.

When using  $V_{DD}$  = 1.8 V the following settings might be required to ensure the best speed on pads used on QUADSPI outputs:

- a setting in the OTP bit product below 2v5 and
- setting of the register SYSCFG\_HSLVEN1R (HSLVEN\_QUADSPI bit).

**Warning:** HSLVEN must not be set when  $V_{DD}$  is above 2.7 V, otherwise permanent device damage may occur.

If needed, the impedance-matching resistor must be placed as close as possible of the output driver pin. Values in the example below work in most cases, but can be tailored to the I/O drive strengths and PCB impedance.




Figure 32. Serial Flash connection example

### Notes:

- Bold and plain lines: default pins and minimum set of signals required by low-level boot ROM during Serial Flash boot.
- Decoupling capacitors are not shown.
- VDD\_FLASH must be cut for > 1 ms in order to allow reboot (on reset or Standby exit).
- During SPI mode boot using SI/SO, some serial memories could use IO2 and IO3 pins as additional feature like HOLD. In order to make this kind of device able to boot, it might be necessary to set those pins to inactive level by adding external pull-ups or by defining internal pull-up during Boot using OTP.

In the case of a blank or a corrupted serial Flash memory, the boot ROM tries to boot from the single serial Flash memory. After this, the boot ROM tries the dual-serial Flash mode, which means that PH2 and PG10 might conflict with the signals used on the board. If needed, this conflict on PH2 and PG10 is avoided by programming OTP (words 3, 5, 6, and 7). This programming forces the boot ROM to use only the four pins needed in the single serial Flash configuration.

QUADSPI serial Flash memory may boot either from dedicated GPIOs or using some FMC Nand8 boot GPIOs (PD4, PD1, PD5, PE9, PD11, PD15) in order to allow the same footprint usage on board for both type of Flash memory. In such case, the STM32MP13x default boot pin NVM should be reprogrammed during the production phase.

Also, the NAND configuration can be setup using OTP (word 9) for device page and block size.

AN5474 - Rev 7 page 49/65






Figure 33. Dual-serial Flash connection example

### Notes:

- Bold and plain lines: default pins and minimum set of signals required by low-level boot ROM during dual-serial Flash boot.
- Decoupling capacitors are not shown.
- $V_{DD\_FLASH}$  must be cut for > 1 ms in order to allow reboot (on reset or Standby exit).
- During SPI mode boot using SI/SO, some serial memories could use IO2 and IO3 pins as additional feature like HOLD. In order to make this kind of device able to boot, it might be necessary to set those pins to inactive level by adding external pull-ups or by defining internal pull-up during Boot using OTP

If the memory I/O power supply can be shut down independently of VDD, NRST must not be directly connected to the memory reset pin. Also, the following options can be used:

- memory reset pin left open if the memory has an internal POR (power-on reset)
- memory reset pin connected through a Schottky diode with the cathode on the NRST side

Otherwise, the NRST can be pulled-low by memory internal protections when its I/O supply is not present. This may cause an unwanted platform reset.

Refer to the memory documentation for details on the memory reset pin requirements (especially, the presence of internal power-on reset and/or internal pull-up on the RESET pin).

AN5474 - Rev 7 page 50/65



# 8.12 USB

Note:


USB Type-C<sup>™</sup> is supported with some external component.

A resistor (3 k $\Omega$ , 1%) must be connected between USB\_RREF and VSS\_USBHS (or VSS, if VSS\_USBHS is not available on the selected package).

VBUS\_SW USB Type-A STM32MP13x receptacle ESDA7P60 Туре А **VBUS** USB\_DM1 USBH\_HS\_DM1 ECMF02-High-speed USB\_DP1 USBH\_HS\_DP1 2AMX6 USB Dual high-speed PHY 90 Ω differential trace GND USB\_RREF 3K 1% **USBH** VBUS\_SW USB Type-A VSS\_USBHS receptacle ESDA7P60 Type A **VBUS** -1U1M USB\_DM2 ᆂ USBH\_HS\_DM2 ECMF02-**High-speed** USB\_DP2 USBH\_HS\_DP2 2AMX6 USB D+ GND 90 Ω differential trace

Figure 34. USB two-ports host high speed

Figure 35. USB host high-speed + OTG high-speed connection example



AN5474 - Rev 7 page 51/65



Note:

On the OTG peripheral, the USB high speed is also supported with the Micro-B receptacle instead of Micro-AB and leaving the OTG ID pin unconnected.

Note:

The use of the OTG\_HS\_VBUS signal may prevent USB certification in some cases. This is due to the USB\_DPx pin pull-up being activated before the availability of the OTG\_HS\_VBUS signal. Also the OTG\_HS\_VBUS GPIO electrical characteristic requires to have  $V_{DD}$  present before OTG\_HS\_VBUS, which is not always the case, for example during a device attach to a host. Refer to the document [11].

As a result it is recommended to use a GPIO with some resistor bridge with an EXTI interrupt on this GPIO connected to the external USB VBUS signal. It is also recommended to do the same with the OTG\_HS\_ID signal (use a GPIO+EXTI connected to the external USB ID signal). Refer to the document [11] for implementation details. With this workaround, an additional wake up from low-power mode feature is possible thanks to the EXTI on both VBUS and ID USB signals.

The OTG\_HS\_VBUS and OTG\_HS\_ID signals are already available on some GPIOs. It is then possible to use these GPIOs with their associated EXTI, or use any other GPIOs. OTG\_HS\_VBUS is on PI7 (EXTI7) and OTG\_HS\_ID is on PA10 (EXTI10).

# **USB** high-speed PCB track length matching

The USB (and also DDR) differential pair length matching is done considering the package and board layout. The inner ball connection length is smaller in the package. Thus, a longer connection at board level is preferred and is already considered inside the package.

The figure below shows four differential pairs with wire length already matched inside the package. It means that there is no need to compensate on the board for the differences in length due to inner- versus outer-row ball position.




Figure 36. USB high-speed PCB track example

AN5474 - Rev 7 page 52/65



Table 14. USB high-speed PCB routing recommendations

Recommendation	Min	Тур	Max	Unit
Differential impedance	76.5	90	103.5	Ω
Single-ended impedance	38.25	45	51.75	Ω
Length matching within a pair (including	-50	-	+50	mils
	mm			
Max traces length (up to connector or	-	-	8	inches
first active component)	-	-	203	mm
Max number of vias (recommended value)	-	-	2	-
Distance between any differential trace and other signals	S-2S	S-3S or more	-	_(1)
Do not route over power plane split. No subs (point to point only). No right angles.				

<sup>1.</sup> Definition can be found in the application note DDR memory routing guidelines (AN5692).

AN5474 - Rev 7 page 53/65



## 8.13 Ethernet

## 8.13.1 10/100 M Ethernet

Note:

A good signal integrity is dependent on board, GPIO strength settings (GPIO\_OSPEEDR registers), and V<sub>DD</sub> voltage.

If needed, the impedance matching resistors must be placed as close as possible of the output driver pin. Values in the example below works in most cases, but can be tailored to each side I/O drive strengths and PCB impedance.

VDD VDD3V3 STM32MP13x Optional schematic 10/100M VDD eTH1\_CLK (25 MHz optional if RCC provides Ethernet transceiver PA11 [22] reference) RCC XTAL\_IN VDD Pull-up must be set by XTAL\_OUT software ETH1\_RMII\_REF\_CLK (PD7) **PA1** REF CLK ETH1 RMII CRS DV (PC1) **PA7** CRS DV ETH1 RMII RXD0 PC4 RXD0 ETH1\_RMII\_RXD1 PC5 LED0 RXD1 <u></u>

<u></u>

Green 270 RX\_ER open LED1 Yellow ETH ETH1\_RMII\_TX\_EN **PB11** TX\_EN ETH1\_RMII\_TXD0 PG13 TXD0 ETH1\_RMII\_TXD1 PG14 TXD1 RXN ETH1\_MDC VDD 1k5 MDC RXP USBLC VDD | PHYAD[2:0] = 0b001 (PA2) PG3 ETH1 MDIO 6-4SC6 MDIO **TXN RJ45** connector with magnetics and LEDs (PH6) PG12 ETH1\_PHY\_INTN INTn TXP Pxx **GPIOxx** GPIO RESETn R - 1% |-| -|<del>-</del>|10k|-Pxx WKUPx optional 100 Ω differential PWR · Exposed thermal pad traces

Figure 37. 10/100 M Ethernet PHY connection example

Note: Decoupling capacitors not shown.

The RCC cannot provide the 25 MHz reference clock to the PHY during low-power modes. So, the dedicated 25 MHz crystal is required on the PHY in case that a wake-up on LAN (WOL) is needed for the platform. Setting the RCC PLLs to get 25 MHz output for PHY clocking could constrain other RCC frequencies. In that case, it is more flexible to put a dedicated 25 MHz crystal on the PHY.

AN5474 - Rev 7 page 54/65




Alternatively, if PHY allows it and if the RCC can provide a precise 50 MHz clock, a 50 MHz ETH\_CLK can be provided by the STM32MP13x device to the PHY. In this case, the REF\_CLK is left unconnected on both sides. This saves BOM and area, as well as some power on some PHYs.

Note:

To check if RCC can provide a precise 50 MHz clock (if PHY allows it), it must be done in respect to the HSE quartz frequency and the RCC other peripheral/core clocks frequency settings.

Figure 38. 10/100M Ethernet PHY connection example (with REFCLK from RCC)



Note: Decoupling capacitors not shown.

As the RCC cannot provide the 50 MHz reference clock to the PHY during low-power modes, this option is not possible in case wake-up on LAN (WOL) is needed for the platform. Setting the RCC PLLs to get 50 MHz output for PHY clocking could constrain other RCC frequencies. In that case, this option is not possible.

In the case of dual-Ethernet interfaces (ETH1, ETH2), the XTAL\_IN clock of each Ethernet transceiver can be connected to either ETH1\_CLK or ETH2\_CLK.

AN5474 - Rev 7 page 55/65



### 8.13.2 **Gigabit Ethernet**

Note:

A good signal integrity is dependent on board, GPIO strength settings (GPIO\_OSPEEDR registers) and V<sub>DD</sub> voltage.

When using  $V_{DD}$  = 1.8 V, a setting in the OTP bit product\_below\_2v5 and the register SYSCFG\_HSLVEN2R (HSLVEN ETH1 bit) and/or SYSCFG HSLVEN3R (HSLVEN ETH2 bit), is required to ensure the best speed on pads used on Ethernet outputs.


HSLVEN must not be set when V<sub>DD</sub> is above 2.7 V, otherwise permanent device damage Warning:

If needed, the impedance matching resistors must be placed as close as possible of the output driver pin. Values in the example below works in most cases, but can be tailored to each side I/O drive strengths and PCB impedance.

As the RCC cannot provide the 25 MHz reference clock to the PHY during low power modes, the dedicated 25 MHz crystal is required on the PHY in case wakeup on LAN (WOL) is needed for the platform.

Setting the RCC PLLs to get 25 MHz output for PHY could constrain other RCC frequencies. In that case, it is more flexible to put a dedicated 25 MHz crystal on the PHY.

Figure 39. Gigabit Ethernet PHY connection example (with V<sub>DD</sub> = 3.3 V, RTL8211E)




Notes: - 50  $\Omega$  traces unless otherwise noted. Traces must be short with balanced length - Decoupling capacitors not shown.

AN5474 - Rev 7 page 56/65



Figure 40. Gigabit Ethernet PHY connection example (with V<sub>DD</sub> = 3.3 V, RTL8211F)



AN5474 - Rev 7 page 57/65


<sup>- 50</sup> Ω traces unless otherwise noted. Traces must be short with balanced length.

- Decoupling capacitors not shown.

— — — Optional schematic



Figure 41. Gigabit Ethernet PHY connection example with V<sub>DD</sub>=1.8 V (RTL8211F)



Notes:

- 50 Ω traces unless otherwise noted. Traces must be short with balanced length.


- Decoupling capacitors not shown.

— — Optional schematic

AN5474 - Rev 7 page 58/65



Figure 42. Gigabit Ethernet 2-port switch example with  $V_{DD} = 3.3 \text{ V}$  (RTL8363NB-VG)



AN5474 - Rev 7 page 59/65

rotes:

- 50 Ω traces unless otherwise noted. Traces must be short with balanced length.

- Decoupling capacitors not shown.

— — Optional schematic



# **Revision history**

Table 15. Document revision history

Date	Revision	Changes
13-Feb-2023	1	Initial release
23-Jun-2023	2	Updated:     Section 8.1: Clock     Figure 28     Table 2. Reference documents
25-Sep-2023	3	Updated:  • Figure 39  • Figure 40  • Figure 41  • Figure 42
25-Apr-2024	4	Updated:  Section 2.3.1: Power-on reset (POR)/power-down reset (PDR)  Section 2.3.3: Application and system resets  Section 4.1.2: External crystal/ceramic resonator (HSE crystal)
05-Jun-2024	5	Updated Section 8.4: SWD/JTAG interface.
27-Nov-2024	6	Updated:  Table 5. Decoupling recommendations by package  Table 6. Supply usage for unused features
12-May-2025	7	Updated Figure 39. Gigabit Ethernet PHY connection example (with $V_{DD}$ = 3.3 V, RTL8211E)

AN5474 - Rev 7 page 60/65



# **Contents**

1	Gen	eral info	ormation	2		
2	Pow	Power supplies				
	2.1	Overvi	iew	6		
		2.1.1	Independent ADC supply and reference voltage	6		
		2.1.2	Independent I/O supply rail	7		
		2.1.3	HSLV mode and compensation cells for GPIOs	8		
		2.1.4	Battery backup	8		
		2.1.5	Voltage regulators	8		
	2.2	Power	supply schemes	8		
	2.3	Reset	Reset and power supply supervisor			
		2.3.1	Power-on reset (POR)/power-down reset (PDR)	11		
		2.3.2	Programmable voltage detector (PVD)	11		
		2.3.3	Application and system resets	12		
3	Pac	Packages14				
	3.1	Packa	ge selection	14		
	3.2	Alterna	ate function mapping to pins	15		
4	Cloc	Clocks16				
	4.1	HSE C	DSC clock	16		
		4.1.1	External source (HSE bypass)	16		
		4.1.2	External crystal/ceramic resonator (HSE crystal)	17		
	4.2 LSE OSC clock			17		
		4.2.1	External source (LSE bypass)	17		
		4.2.2	External crystal/ceramic resonator (LSE crystal)	17		
	4.3	Clock	security system (CSS) and clock monitoring	18		
		4.3.1	HSE	18		
		4.3.2	LSE	18		
5	Воо	t config	guration	19		
	5.1	Boot n	node selection	19		
	5.2	Boot pin connection				
	5.3	Embed	dded bootloader mode	23		
6	Deb	ug man	nagement	24		
	6.1	SWJ debug port (serial-wire and JTAG)24				
	6.2		Pinout and debug port pins			
		6.2.1	Internal pull-up/pull-down resistors on JTAG pins			
		6.2.2	Debug port connection with standard JTAG connector			
			<b>51</b>	•		



		6.2.3	Debug port and UART connection with STDC14 connector	26	
		6.2.4	Parallel trace and HDP	26	
		6.2.5	Debug triggers and LEDs	27	
7	Reco	mmend	ations	29	
	7.1	PCB (pr	rinted circuit board)	29	
	7.2	Compor	nent position	29	
	7.3	Ground	and power supplies (VSSx, VDDx)	29	
	7.4	I/O spee	ed settings	29	
	7.5	PCB sta	ack and technology	33	
	7.6	Decoup	ling and package escape routing	36	
	7.7	ESD/EN	/II protections	36	
	7.8	Sensitiv	e signals	36	
	7.9	Unused	I/Os and features	36	
8	Refer	ence de	esign examples	37	
	8.1	Clock		37	
	8.2	Reset .		37	
	8.3         Boot mode           8.4         SWD/JTAG interface		38		
			TAG interface	38	
	8.5	Power supply			
		8.5.1	Discrete supply example 3.3 V I/Os with DDR3L	39	
		8.5.2	STPMIC1 supply example 3.3 V I/Os with DDR3L	40	
		8.5.3	STPMIC1 supply example 1.8 V I/Os with LPDDR2/LPDDR3	41	
	8.6	DDR3/E	DDR3L SDRAM	42	
	8.7	LPDDR	2/3 SDRAM	43	
	8.8	SD-Care	d without external level-shifters	44	
	8.9	eMMC F	Flash	47	
	8.10	SLC NA	ND Flash	48	
	8.11	Serial N	IOR/NAND Flash	49	
	8.12	USB		51	
	8.13	Etherne	ıt	54	
		8.13.1	10/100 M Ethernet	54	
		8.13.2	Gigabit Ethernet		
Rev	ision h	istory .		60	
List	of tab	les		63	
List	of figu	ıres		64	



# **List of tables**

Table 1.	Applicable products	. 1
Table 2.	Reference documents	. 2
Table 3.	Glossary	. 2
Table 4.	Recommended settings for ANASWVDD and EN_BOOSTER	. 7
Table 5.	Decoupling recommendations by package	10
Table 6.	Supply usage for unused features	
Table 7.	STM32MP13x package summary	14
Table 8.	Boot modes	19
Table 9.	UART possible boot pins	20
Table 10.	OSPEEDR setting example for V <sub>DD</sub> = 3.3 V typical	30
Table 11.	OSPEEDR setting example for V <sub>DD</sub> = 1.8 V typical	31
Table 12.	HSE BOM for oscillator or crystal	37
Table 13.	U(S)ART possible boot pins	38
Table 14.	USB high-speed PCB routing recommendations	53
Table 15.	Document revision history	60



# List of figures

Figure 1.	Power supply scheme	. 5
Figure 2.	Power-on reset/power-down reset waveform	11
Figure 3.	PVD thresholds	
Figure 4.	Simplified reset pin circuit	13
Figure 5.	STM32CubeMX example screen-shot	15
Figure 6.	HSE clock sources	16
Figure 7.	LSE source clocks	17
Figure 8.	Boot mode selection	
Figure 9.	Typical connection schematics of BOOT pins	22
Figure 10.	Simplified boot flow	23
Figure 11.	Host-to-board connection	
Figure 12.	JTAG/SWD MIPI10 connector implementation example	25
Figure 13.	JTAG/SWD/UART VCP STDC14 connector implementation example	26
Figure 14.	Parallel trace port with JTAG/SWD on Mictor-38 implementation example	27
Figure 15.	LED connections example	28
Figure 16.	I/O speed summary with various loads and voltages	30
Figure 17.	4-layer PCB stack example (with only PTH via)	33
Figure 18.	6-layer PCB stack example (with PTH, buried via and laser via)	34
Figure 19.	PCB rule example for 0.8 mm pitch package (with PTH)	
Figure 20.	PCB rule example for 0.5 mm pitch package (with laser via and PTH)	
Figure 21.	HSE recommended schematics for both oscillator/crystal options	
Figure 22.	Discrete supply example with 3.3 V I/Os and DDR3L	
Figure 23.	STPMIC1 supply example 3.3 V I/Os with DDR3L	
Figure 24.	STPMIC1 supply example 1.8 V I/Os with LPDDR2/LPDDR3	41
Figure 25.	DDR3L 16-bit connection example	
Figure 26.	LPDDR2/LPDDR3 16-bit connection example	43
Figure 27.	SD card without external level shifter example (no UHS-I mode connection)	44
Figure 28.	SD card without external level shifter example (UHS-I mode connection)	
Figure 29.	Using external power switch to supply VDDSDx	46
Figure 30.	eMMC connection example	47
Figure 31.	SLC NAND-Flash connection example	48
Figure 32.	Serial Flash connection example	49
Figure 33.	Dual-serial Flash connection example	50
Figure 34.	USB two-ports host high speed	
Figure 35.	USB host high-speed + OTG high-speed connection example	51
Figure 36.	USB high-speed PCB track example	
Figure 37.	10/100 M Ethernet PHY connection example	54
Figure 38.	10/100M Ethernet PHY connection example (with REFCLK from RCC)	
Figure 39.	Gigabit Ethernet PHY connection example (with V <sub>DD</sub> = 3.3 V, RTL8211E)	56
Figure 40.	Gigabit Ethernet PHY connection example (with V <sub>DD</sub> = 3.3 V, RTL8211F)	57
Figure 41.	Gigabit Ethernet PHY connection example with V <sub>DD</sub> =1.8 V (RTL8211F)	58
Figure 42.		

AN5474 - Rev 7 page 64/65



### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

AN5474 - Rev 7 page 65/65