```
G /□ - 1 ← ₩ ₩ IF
                        100 ns 🕏 🖺 🖺 🖺 🛣 🚳 🛮 🖺 🕙
                                                   倒到 4 1 1 1 1
           X X B
₹ 44 - 4
                           N G ♣ 11 31: 10
                                                                        Precision 2
 C:/modeltech64_10.5/examples/enc.vhd - Default :
                                                         Y ■ No
  Ln#
    1
         library ieee;
    2
         use ieee.std_logic_1164.all;
    3
       mentity enc is
            port(i0,i1,i2,i3,i4,i5,i6,i7:in bit; o0,o1,o2: out bit);
    5
    6
         end enc;
    7
   8
         architecture vcgandhi of enc is
   9
       - begin
  10
            o0<=i4 or i5 or i6 or i7;
            ol<=i2 or i3 or i6 or i7;
  11
  12
            o2<=i1 or i3 or i5 or i7;
  13
        end vcgandhi;
mux.vhd ×
             enc.vhd ×
```