Implement 4 bit parallel adder using VHDL and demonstrate the result using simulation.

```
C:/modeltech64_10.5/examples/pa.vhd (/pa) - Default *:
Ln#
  1
        library IEEE;
  2
        use IEEE.STD LOGIC 1164.ALL;
        use IEEE.STD LOGIC ARITH.ALL;
  3
  4
        use IEEE.STD LOGIC UNSIGNED.ALL;
  5
      E entity pa is
  6
             Port ( a : in std_logic_vector(3 downto 0);
  7
 8
                     b : in std logic vector(3 downto 0);
                     s : out std logic vector (3 downto 0);
 9
                     c : out std logic;
10
11
                     cin : in std logic);
12
        end pa;
13
14
      architecture pall of pa is
15
16
      □ begin
17
      process (a, b, cin)
18
        variable u:std logic;
19
        begin
 20
        u:=cin;
      for i in 0 to 3 loop
 21
 22
        s(i) \le a(i) xor b(i) xor u;
        u:=(a(i) \text{ and } b(i)) \text{ or } (b(i) \text{ and } u) \text{ or } (u \text{ and } a(i));
23
24
       end loop;
25
        c<=u;
26
        end process;
27
 28
        end pall;
```

Result

