**Laboratory 7: Multi-Digit Hex-to-Seven-Segment Displays**

**7.1 Objectives**

The objectives of this laboratory are:

* To become familiar with the seven-segment displays on the Nexys2 board.
* To design a circuit using decoders and multiplexers that drives the seven-segment displays on the Nexys2 board.
* To implement a 4-digit hex-to-7-segment decoder on the Nexys2 FPGA prototyping board.

Seven-segment displays are commonly used as alphanumeric displays by logic and computer systems. A seven segment display is an arrangement of 7 LEDs (Figure 7.1) that can be used to show any hex number between 0000 and 1111 by illuminating combinations of these LEDs. For example, the red digits on a digital clock use 2-segment LED displays. 7-segment displays come in two flavors: *common anode* and *common cathode*. A common anode 7-segment display has all of the anodes tied together while a common cathode 7-segment display has all the cathodes tied together.



Figure 7.1: A 7-segment display contains seven light emitting diodes (LEDs)

**7.2 Seven-Segment Display on the Nexys2 Board**

The Nexys2 board has four 7-segment displays. Each seven-segment display consists of seven LED bars and a single LED round (for the decimal point), as shown in Fig. 7.2.




Figure 7.2: Nexys2 seven-segment displays [1]

The Nexys2 board uses the common anode method for its displays. This means that all the anodes are tied together and connected through a *pnp* transistor to +3.3V, as shown in Figure 7.3. A different FPGA output pin is connected through a 100Ω current-limiting resistor to each of the cathodes, *a – g*, plus the decimal point. A control signal of 0 will turn on an LED segment and a signal of 1 will turn it off. A hex-to-7-segment decoder takes a 4-bit input (a Hex digit) and generates the corresponding 8-bit pattern to light the appropriate LED segments in the display.




Figure 7.3: Nexys2 I/O devices and circuits [1]

The table shown in Fig. 7.4 shows output cathode values for each segment *a – g* needed to display all hex values from 0 – F.

x a b c d e f g

0 0 0 0 0 0 0 1

1 1 0 0 1 1 1 1

2 0 0 1 0 0 1 0

3 0 0 0 0 1 1 0 1 = off

4 1 0 0 1 1 0 0

5 0 1 0 0 1 0 0 0 = on

6 0 1 0 0 0 0 0

7 0 0 0 1 1 1 1

8 0 0 0 0 0 0 0

9 0 0 0 0 1 0 0

A 0 0 0 1 0 0 0

B 1 1 0 0 0 0 0

C 0 1 1 0 0 0 1

D 1 0 0 0 0 1 0

E 0 1 1 0 0 0 0

F 0 1 1 1 0 0 0

Figure 7.4 Segment values required to display hex digits 0 – F

**7.3 Hex-to-7-Segment Decoder: Logic Equations**

In order to display hexadecimal digits on a 7-segment display, we need to design a *hex-to-7-segment decoder* (called *hex7seg*), whose input is a 4-bit number (*x*[3:0]), and outputs are the 7-segment values *a* – *g* given by the truth table in Fig. 7.4. We can make a Karnaugh map for each segment and then develop logic equations for the segments *a* – *g*. For example, a logic equation for the segment *e* is

e = ~x[3] & x[0] | ~x[3] & x[2] & ~x[1] | ~x[2] & ~x[1] & x[0]

You can similarly develop equations for the other six segments and then write the Verilog program for the 7-segment decoder.

**7.4 Multiplexing 4 Hex-to-7-Segment Displays**

As described in the Nexys2 User’s Guide, the Nexys2 board designers saved FPGA pins by wiring the four seven-segment displays to the same set of control lines. The user can display four separate characters “simultaneously” by time-multiplexing the seven-segment display control lines at a fast enough rate so that the human eye views all four of the displays as ON and displaying the correct value. Each digit is illuminated just one-quarter of the time, but because the eye cannot perceive the darkening of a digit before it is illuminated again, the digit appears continuously illuminated. If the “refresh” rate is slowed to about 45 hertz, the display will start flickering.

In order for each of the four digits to appear bright and continuously illuminated, all four digits should be driven at least once every 16 ms, for a refresh frequency of 60 Hz. In a 60 Hz refresh scheme, the entire display would be refreshed once every 16 ms, and each digit would be illuminated for ¼ of the refresh cycle, or 4 ms. The controller must drive the cathodes with the correct pattern when the corresponding anode signal is driven. To illustrate the process, if AN0 is asserted while CB and CC are asserted, then a “1” will be displayed in digit position 1 (leftmost of the four displays). Then, if AN1 is asserted while CA, CB and CC are asserted, then a “7” will be displayed in digit position 2. If AN0 along with CB and CC are driven for 4 ms, and then A1 along with CA, CB, and CC are driven for 4 ms in an endless succession, the display will show “17” in the first two digits. Figure 7.5 shows an example timing diagram for a four-digit controller.




Figure 7.5: Seven-segment display timing diagram

**7.5 Counters and Clock Dividers**

Our 4-digit seven-segment controller will take a clock and four characters (4-bit each) as inputs, and will write the seven-segment control signals as well as the four anode signals to display all four characters simultaneously. Figure 7.6 shows a block diagram of a possible implementation of this controller.




Figure 7.6: A block diagram of a possible implementation of the seg7\_driver

**Clock Converter:** To sequence through the display anodes, you will need to have a clock in your design. The Nexys-2 board has an onboard 50 MHz clock. This 50 MHz clock signal is a square wave with a period of 20 ns. This clock signal is too fast for this application, so you will need to “down convert” that clock for this lab. For example, you can down convert the 50 MHz clock to 1 KHz. can be used to create an N-bit counter, whose block diagram is shown in Fig. 7.6.



Figure 7.6: Block Diagram of an N-bit Counter

The following Verilog program can be used to generate this counter. Note that the sensitivity list of the **always** statement contains the phrase **posedge** clk **or posedge** clr. This means that the **if** statement within the *always* block will execute whenever either clr or clkgoes high. If clrgoes high then the output q[N-1:0] will go to zero. On the other hand, if clr= 0 and clkgoes high, then the output q[N-1:0] will be incremented by 1. The default value of the parameter Nin this code is 4. A simulation of this 4-bit counter is shown in Fig. 7.7. Note that this counter counts from 0 to F and then wraps around to 0.

// Example 8a: N-bit counter

**module** counter

#(parameter N = 4)

(**input wire** clr ,

**input wire** clk ,

**output reg** [N-1:0] q

);

// N-bit counter

**always** @(**posedge** clk **or posedge** clr)

**begin**

**if** (clr == 1)

q <= 0;

**else**

q <= q + 1;

**end**

**endmodule**

****

Figure 7.7:Simulation of the 4-bit counter

In these simulation results, note that the output *q*[0] is a square wave at half the frequency of the input *clk*. Similarly, the output *q*[1] is a square wave at half the frequency of the input *q*[0], the output *q*[2] is a square wave at half the frequency of the input *q*[1], and the output *q*[3] is a square wave at half the frequency of the input *q*[2]. Note also that the binary numbers *q*[3:0] count from 0000 to 1111.

You can instantiate larger counters such as a 24-bit counter, for instance, that would count from 0 to 224 – 1 by using an instantiation statement such as

counter #(.N(24))

cnt24 (.clr(clr),

.clk(clk),

.q(q)

);

Thus, a counter can be used to divide the frequency *f* of a clock, where the frequency of the output *q*(*i*) is *fi* = *f /* 2*i+*1. This shows one way you can obtain a lower clock frequency by simply using one of the outputs *q*[*i*]. For instance, the output *q*[0] will have a frequency of 25 MHz, the output *q*[17] will have a frequency of 190.73 Hz, and the output *q*[23] will have a frequency of 2.98 Hz.

**Anode Driver Unit:** Using the clock signal, you need to develop a system that time-multiplexes among signals AN3-AN0 as depicted in Figure 7.5. This will require using some sequential logic elements. Figure 7.8 shows a block, which provides the desired signals described below.

**Clk**: The Clock for this component can be set to 1 KHz

**Reset**: Resets this block (on logic 1)

**CE**: Enables this component (on logic 1)

**O\_1,O\_0** : binary representation of the activated output.

**AN0-AN3:** Active low outputs that will activate selected anode.



Figure 8.8: Anode driving block

During each clock period only one of the outputs (AN3-AN0) is activated and O\_1, O\_0 corresponds to the active signal 00, 01, 10 or 11. The sequence O\_1, O\_0 can be generated by a 2-bit counter that counts input clock tics. Thus, the output of a 2-bit counter cycles from 00 to 11, incrementing the count with each clock tic. After O\_1O\_0 = 11 is generated on the fourth clock cycle, the count will “rollover” back to 00 and continue. To generate the individual anode control signals AN0-AN3, you can use a 2-to-4 decoder with O\_1, O\_0 as the inputs. However, remember that AN0-AN3 need to be active LOW outputs.

**7.6 Pre-Lab**

The prelab should be completed before you attend your lab section. The lab will be long and frustrating if you do not do the prelab ahead of time.

**7.6.1 Pre-Lab Procedure**

**Part 1: Reading**

Readpages 4-6 in the Nexys2 Board Reference Manual available at <http://www.digilentinc.com/Data/Products/NEXYS2/Nexys2_rm.pdf>

**Part 2: Hex-to-7-Segment Decoder Using Continuous Assignment**

1. Design a hex-to-7-segment decoder, with x[3-0] as input.
2. Define Inputs and Outputs. Draw a block diagram of the circuit showing the inputs and outputs for the circuit.
3. Draw a truth-table that shows the 4 inputs and the 7 outputs.
4. Create Verilog code using continuous assignment statements.
5. Functional Simulation. Perform a functional simulation of the circuit to verify that it is working correctly.
6. Create Symbol. Create a symbol for the hex7seg to use in the graphical editor. This creates a symbol file that is a Graphic File and can be viewed and edited by opening it.

**Part 3: Hex-to-7-Segment Decoder Using Case Statement**

1. Design a hex-to-7-segment decoder using the Verilog case statement.
2. Perform a functional simulation of the circuit. Paste the results in your prelab report.
3. Create Symbol. Create a symbol for the hex7seg to use in the graphical editor.
4. Bring your Verilog codes in a flash drive.

**Part 4: Multiple Digits Display**

1. Design a clock converter that converts the 50 MHz clock to a 1 KHz clock.
2. Design an anode driver unit that generates the anode driver signals.
3. Design a 4-digit seven-segment controller.

**7.6.2 Pre-Lab Report**

In your prelab report, include the following:

1. Truth Table, circuit schematic, Verilog program, and simulation resultsfor the **hex-to-7-segment decoder using continuous assignments**, with all possible values of inputsx[3-0].
2. Truth Table, circuit schematic, Verilog program, and simulation results for the **hex-to-7-segment decoder with case statement**, with all possible values of inputsx[3-0].
3. Circuit schematic, Verilog program, and simulation resultsfor the **anode signals**.

Incorrect or incomplete designs and Verilog programs will not receive full credit. **If you have any problems with Verilog syntax and other pre-lab related issues, please resolve them before coming to the lab. Your TA may not be able to help you with these issues during the lab session.**

**7.7 Lab Procedure**

Implement the complete design (*synthesize, map,* and *Place & Route*) of your two designs using the Xilinx ISE tools. Program the FPGA using the bit-stream file which is generated in the process. For checkoff, you will show the TA the following:

1. Show the two designs working on the board.
2. Demonstrate at least one input pattern you have used in the test bench. Show that your simulation results above match the observed waveforms on the DLA.
3. Demonstrate your 4-digit display to your TA with the clock at 1 KHz.

**Reference:**

[1] Digilent Nexys2 Board Reference Manual <http://www.digilentinc.com/Data/Products/NEXYS2/Nexys2_rm.pdf>