


\*  $T_{rst} = 1.1 \cdot R_4 \cdot C_4$   
\*  $T_{rst} > T_{trig}$   
\* delay to resetting TRIG  
\* C4 charges to provide the high value for TRIG  
(in order for the pulse to stop after THRS becomes high as well)




\*  $T_{trig} = 1.1 \cdot R_3 \cdot C_3$   
\* delay to triggering the pulse  
\* C3 discharges to provide the negative going pulse for TRIG ( $< 1/3$ )


\* out to transistor driving the load

\*  $T_{on} = 1.1 \cdot R_1 \cdot C_1$   
\* pulse on-time

.tran 0 2s 0 10ms startup

\* startup needed to proper simulate real-life initial conditions



TITLE: Output stage of the delayed pulse		REV: 1.0
		Sheet: 1/1
	Company: Your Company	
	Date: 2020-09-20	Drawn By: Paul Barbu Gheorghe