Examples


國立高雄大學電機工程學系 陳春僥

cychen@ieee.org

June 13, 2019

1

Seven-Segment LED Controller




```
b
c
```

```
module Seven_Seg_Display (output reg [6: 0] Display, input [3: 0] BCD);
                            // abc_defg
 parameter BLANK
                           = 7'b111_1111;
 parameter
             ZERO
                           = 7'b000_0001;
                                                                    // h01
             ONE
                           = 7'b100_1111;
                                                                    // h4f
 parameter
                           = 7'b001_0010;
                                                                    // h12
             TWO
 parameter
                           = 7'b000_0110;
                                                                    // h06
             THREE
 parameter
 parameter
             FOUR
                           = 7'b100_1100;
                                                                    // h4c
             FIVE
                           = 7'b010_0100;
                                                                    // h24
 parameter
                                                                    // h20
             SIX
                           = 7'b010_0000;
 parameter
             SEVEN
                           = 7'b000_1111;
                                                                    // h0f
 parameter
 parameter
             EIGHT
                           = 7'b000_0000;
                                                                    // h00
             NINE
                           = 7'b000_0100;
                                                                    // h04
 parameter
 always @ (BCD)
   case (BCD)
                           Display = ZERO;
     0:
     1:
                           Display = ONE;
                           Display = TWO;
     2:
                           Display = THREE;
    3:
                           Display = FOUR;
     4:
     5:
                           Display = FIVE;
                           Display = SIX;
     6:
                           Display = SEVEN;
     7:
    8:
                           Display = EIGHT;
                           Display = NINE;
    default: Display = BLANK;
  endcase
endmodule
```

A 32-Word Register File + an ALU with a 32-bit Datapath

Operand

Function



A 8-Word Register File + an ALU with an 8-bit Datapath

```
module alu_8b (
           output reg [8: 0] alu_out,
           input [7: 0] a, b,
           input c_in,
           input [2: 0] opcode
           parameter [2: 0] add = 0;
           parameter [2: 0] subtract = 1;
HDL Design & Simulation —
           parameter [2: 0] subtract_a = 2;
           parameter [2: 0] or_ab = 3;
           parameter [2: 0] and_ab = 4;
           parameter [2: 0] not_ab = 5;
           parameter [2: 0] exor = 6;
           parameter [2: 0] exnor = 7;
           always @ (a, b, c_in, opcode)
           case (opcode)
         allowadd: alu_out = a + b + c_in;
              subtract: alu_out = a + (~b) + c_in;
              subtract_a: alu_out = b + (~a) + ~c_in;
     Assignment and ab: alu_out = {1'b0, a | b};
and_ab: alu_out = {1'b0, a & b}
Topic 11: Examples
              not ab: alu out = {1'b0, (~a) &b};
              exor: alu_out = {1'b0, a^b};
              exnor: alu_out = {1'b0, a ~^ b};
             endcase
          endmodule
       國立高雄大學電機工程學系 陳春僥
```


```
module t_alu_8b;
reg [7: 0] a, b;
reg c_in;
reg [2: 0] opcode:
reg [79: 0] ocs;
wire [8: 0] alu_out;
integer j, k;
parameter [2: 0] add = 0;
parameter [2: 0] subtract = 1;
parameter [2: 0] subtract_a = 2;
parameter [2: 0] or_ab = 3;
parameter [2: 0] and ab = 4;
parameter [2: 0] not_ab = 5;
parameter [2: 0] exor = 6;
parameter [2: 0] exnor = 7;
parameter [79: 0] ocs_0 = "add";
parameter [79: 0] ocs_1 = "subtract";
parameter [79: 0] ocs_3 = "or_ab";
 parameter [79: 0] ocs_4 = "and_ab";
 parameter [79: 0] ocs_5 = "not_ab";
 parameter [79: 0] ocs_6 = "exor";
parameter [79: 0] ocs_7 = "exnor";
                 M0 (alu_out, a, b, c_in, opcode);
    alu_8b
```

```
initial #1000 $finish;
initial begin
 #10 a = 8'h55; //0101_0101
 b = 8'haa; //1010 1010
 for (j = 0; j \le 1; j = j + 1)
 for (k = 0; k \le 7; k = k + 1)
begin
 #10 c_in = j;
        case (k)
          0: opcode = add;
          1: opcode = subtract;
         2: opcode = subtract_a;
          3: opcode = or_ab;
          4: opcode = and ab;
          5: opcode = not_ab;
          6: opcode = exor;
          7: opcode = exnor:
 endcase
end
end
 always @(opcode)
  case (opcode)
  add: ocs = ocs 0;
  subtract: ocs = ocs_1;
  subtract_a: ocs = ocs_2;
  or_ab: ocs = ocs_3;
  and ab: ocs = ocs_4;
  not ab: ocs = ocs_5;
  exor: ocs = ocs_6;
  exnor; ocs = ocs_7;
 endcase
endmodule
```


A 8-Word Register File + an ALU with an 8-bit Datapath



國立高雄大學電機工程學系 陳春僥



A 8-Word Register File + an ALU with



A 32-Word Register File +an ALU with an 8-bit Datapath

```
// Test plan: Register file and ALU
        //Verify write of walking ones to all registers
        //Verify alu operations for data read from registers
                                                          alu 8b_register M0 (alu_out, Data_in, Read_Addr_1, Read_Addr_2, Write_Addr, opcode,
         module t_alu_8b_register;
                                                          Write_Enable, c_in, Clock);
          wire [8: 0] alu_out; // Re-sized
          reg [7: 0] Data_in;
                                                           initial #500 $finish;
         reg [2: 0] Read Addr_1, Read_Addr_2
                                                           initial begin Clock = 0; forever #5 Clock = ~Clock; end
        reg [2: 0] opcode:
                                                           initial begin
              Write_Enable, Clock;
                                                            #1 Data_in = 8'b1000_0000;
                                                             opcode = add;
        reg [79: 0] ocs;
                                                             c in = 0;
Design & Simulation
        integer k;
                                                             Write_Enable = 1;
        parameter [2: 0] add = 0;
parameter [2: 0] subtract = 1;
                                                             Write Addr = 0;
                                                            Read_Addr_1 = 0;
        parameter [2: 0] subtract_a = 2:
                                                             Read_Addr_2 = 0;
        parameter [2: 0] or_ab = 3;
                                                            for (k = 0; k <= 31; k = k + 1) begin
        parameter [2: 0] and ab = 4;
                                                              @ (negedge Clock)
        parameter [2: 0] not_ab = 5;
                                                                if (Data_in == 8'b1000_0000) Data_in = 8'b0000_0001;
        parameter [2: 0] exor = 6;
                                                                 else Data in <= Data in << 1;
                                                                                                                       always @(opcode)
        parameter [2: 0] exnor = 7:
                                                                Write_Addr <= Write_Addr + 1;
                                                                                                                       case (opcode)
add: ocs = ocs_0;
                                                               Read_Addr_1 <= Read_Addr_1 + 1;
        parameter [79: 0] ocs_0 = "add";
Topic 11: Examples
                                                               Read_Addr_2 <= Read_Addr_2 + 1;
                                                                                                                        subtract: ocs = ocs_1;
        parameter [79: 0] ocs_1 = "subtract";
parameter [79: 0] ocs_2 = "subtract_a";
                                                                                                                       subtract a: ocs = ocs_2;
                                                                                                                       or_ab: ocs = ocs_3;
and_ab: ocs = ocs_4;
        parameter [79: 0] ocs_3 = "or_ab";
parameter [79: 0] ocs_4 = "and_ab";
                                                                                                                       not_ab: ocs = ocs_5;
        parameter [79: 0] ocs_5 = "not_ab";
                                                                                                                        exor: ocs = ocs_6;
        parameter [79: 0] ocs_6 = "exor";
parameter [79: 0] ocs_7 = "exnor";
                                                                                                                        exnor: ocs = ocs_7;
                                                                                                                        endcase
       國立高雄大學電機工程學系 陳春僥
                                                                                                                      endmodule
```

