Topic A

Introduction to Verilog HDL

陳春僥

May 20, 2021


1



- HDI -
 - Hardware Description Language
- Two Popular HDL
 - Verilog HDL
 - Like C, C++
 - VHDL
 - Very High Speed Integrated Circuit Hardware **Description Language**
 - Like PASCAL

Introduction to Verilog HDL

Organization of a Testbench



Chuen-Yau Chen



General Form of a Module

module module_name [(port_name{, port_name})];

[input declarations]
[output declarations]
[inout declarations]

[wire or tri declarations] [reg or integer declarations]

[parameter declarations]

[function or task declarations]
[gate instantiations]
[module instantiations]
[assign continuous assignment]
[initial block]
[always block]

endmodule

Chuen-Yau Chen

Testbench Template

```
module t DUTB name ();
                                  // Substitute the name of the UUT
                                  // Declaration of register variables
  reg ...;
                                  // for primary inputs of the UUT
                                  // Declaration of primary outputs of the UUT
  wire ...;
  parameter
                                  // Provide a value
  UUT name M1 instance name (UUT ports go here);
initial
                                  // Develop one or more behaviors for pattern
                                  // generation and/or error detection
  begin
                                  // Behavioral statements generating waveforms
                                  // to the input ports, and comments documenting
                                  // the test.
  end
initial $monitor (); // Specification of signals to be monitored and
                                  // displayed as text
initial #time_out $finish;
                                  // Stopwatch to assure termination of simulation
endmodule
```

Chuen-Yau Chen



A Simple Logic Function


Structural Specification

```
module example1 (f, x1, x2, x3);

input x1, x2, x3;
output f;

and (g, x1, x2);
not (k, x2);
and (h, k, x3);
or (f, g, h);

endmodule
```






A Simple Logic Function

- Dataflow Specification-
 - Continuous assignment

Introduction to Verilog HDL module example3 (f, x1, x2, x3); **input** x1, x2, x3; output f; **assign** $f = (x1 \& x2) | (\sim x2 \& x3);$ endmodule



Chuen-Yau Chen

May 20, 202


7



A Simple Logic Function

- Behavioral Specification—
 - Procedural assignment

```
// Behavioral specification
module example5 (f, x1, x2, x3);
  input x1, x2, x3;
  output f;
  reg f;
  always @ (x1 or x2 or x3)
     if (x2 == 1)
        f = x1:
        f = x3;
endmodule
```



Introduction to Verilog HDL

May 20,

May 20, 202:



A Simple Logic Function

Testbench

```
`timescale 1ns/1ns
                                // t unit/t precision
module t_example1;
  reg x1, x2, x3;
  example1 test (f, x1, x2, x3); // Enter fixture code here
  initial
  begin
     x1 = 1'b0;
     x2 = 1'b0:
     x3 = 1'b0;
     #200
     x1 = 1'b0;
     x2 = 1'b0;
     x3 = 1'b1;
     #200
     x1 = 1'b0:
     x2 = 1'b1;
     x3 = 1'b0;
     #200
     $finish:
endmodule // t_example1
```

```
`timescale 1ns/1ns
module t_example1;
  reg x1, x2, x3;
  example1 test (f, x1, x2, x3); // Enter fixture code here
  initial #600 $stop;
  initial
  begin
     x1 = 1'b0;
     x2 = 1'b0;
     x3 = 1'b0;
     #200
     x1 = 1'b0:
     x2 = 1'b0:
     x3 = 1'b1;
     #200
     x1 = 1'b0;
     x2 = 1'b1;
     x3 = 1'b0;
  end
endmodule // t_example1
```

Chuen-Yau Chen


9



Preparing a Testbench

Stimulus and design module interaction

Stimulus module Design module



DL May 20, 20



Preparing a Testbench

- System tasks
 - \$display
 - Display one-time value of variables or strings with end-of-line return
 - \$write
 - Same as \$ display but without going to next line
 - \$monitor
 - Display variables whenever a value changes during simulation run
 - \$time
 - Displays simulation time
 - \$finish
 - Terminates the simulation

Chuen-Yau Chen

11



initial vs. always


- initial—
 - Executed once
 - Good for generating input signals to simulate a design
- always—
 - Executed when the conditions are met



Structural Specification (version 1)

module fulladd (cout, s, cin, x, y);
input cin, x, y;
output cout, s;

xor (s, cin, x, y);
and (z1, x, y);
and (z2, x, cin);
and (z3, y, Cin);
or (cout, z1, z2, z3);
endmodule



Chuen-Yau Chen

Introduction to Verilog HDL

May 20, 202:

13




Full Adder

Structural Specification (version 2)


Chuen-Yau Chen

Introduction to Verilog HDL





- Dataflow Specification—
 - Continuous assignment (version 1)





Full Adder

- Dataflow Specification—
 - Continuous assignment (version 2)

Introduction to Verilog HDL May 20, 2021



Vectored signals

```
input [3:0] W;
            wire [3:1] C;
                                                         y_{n-1}
 module adder4 (carryout, s, carryin, x, y);
                                                       FA
    input carryin;
    input [3:0] x, y;
    output [3:0] s;
    output carryout;
    wire [3:1] c;
                                                   MSB position
                                                                                              LSB position
    fulladd stage0 (c[1], s[0], carryin, x[0], y[0]);
    fulladd stage1 (c[2], s[1], c[1], x[1], y[1]);
    fulladd stage2 (c[3], s[2], c[2], x[2], y[2]);
                                                                  ordered port connection
    fulladd stage3 (carryout, s[3], c[3], x[3], v[3];
 endmodule
                                                                                                         17
Chuen-Yau Chen
```



Parameter

```
x_{n-1} y_{n-1}
                                                                                                                y<sub>0</sub>
           parameter n = 32;
module addern (carryout, s, carryin, x, y);
  parameter N = 32;
  input carryin;
  input [N-1:0] x, y;
                                                                                                      c_1
  output [N-1:0] s;
                                                            FA
                                                                                              FA
                                                                                                              FA
  output carryout;
  reg [N-1:0] s;
  reg carryout;
  reg [n:0]c;
  integer k;
  always @(x or y or carryin)
  begin
     c[0] = carryin;
                                                        MSB position
                                                                                                          LSB position
     for (k = 0; k < n; k = k+1)
     begin
        s[k] = x[k] ^ y[k] ^ c[k];
        c[k + 1] = (x[k] & y[k]) | (x[k] & c[k]) | (y[k] & c[k]);
     end
     carryout = c[n];
```

Introduction to Verilog HDL May 20, 2

endmodule

Chuen-Yau Chen

Introduction to Verilog HDL

May 20,



Nets and Variables in Verilog

- Nets
 - wire— default type wire c2, c1, c0; wire [2:0] c;
- Variables
 - req
 - integer

Chuen-Yau Chen

19



Full Adder

- Behavioral Specification-
 - Procedural assignment

```
Introduction to Verilog HDL
   May 20, 2021
```

Chuen-Yau Chen

```
module fulladd (cout, s, cin, x, y);
   input cin, x, y;
   output s, cout;
  reg s, cout;
   always @(x or y or cin)
      \{\text{cout, s}\} = x + y + \text{cin;}
endmodule
```



- Behavioral Specification—
 - Procedural assignment

```
module addern (s, carryin, x, y);

parameter N = 32;
input carryin;
input [N-1 : 0] x, y;
output [N-1 : 0] s;

reg [N-1 : 0] s;

always @(x or y or carryin)
    s = x + y + carryin;
endmodule
```

Chuen-Yau Chen

21

Representation of Numbers in Verilog Code

Format—

<size_in-bits>'<radix_identifier><significant_digits>

- Examples—
 - Fixed-sized
 - **12**'b100010101001
 - 12'b1000_1010_1001
 - 12'b1000 1010 1001
 - **12**'04251
 - 12'h8A9
 - 12'd2217

- Unspecified-sized
 - · 'b100010110
 - 'b1 0001 0110
 - 'b1 0001 0110
 - '0426
 - · 'h116
 - 278

ilog HDL May 20, 2021

Introduction to Verilog HDL

May 20, 202:

The Conditional Operator

Syntax—

Conditional expression ? true expression : false expression

Examples—

module mux2to1 (f, w0, w1, s);






(a) Graphical symbol



(b) Truth table



(c) Sum-of-products circuit

(d) Circuit with transmission gates

23

output f;

endmodule

Chuen-Yau Chen

2-to-1 Multiplexer

module mux2to1 (f, w0, w1, s);

input w0, w1, s; output f; reg f;

always @(w0 or w1 or s) f = s ? w1 : w0:




(a) Graphical symbol


S	f
0	w ₀
1	w_1

(b) Truth table

endmodule



(c) Sum-of-products circuit




(d) Circuit with transmission gates

Introduction to Verilog HDL



4-to-1 Multiplexer



```
Introduction to Verilog HDL May 20,
```

```
module mux4to1 (f, w0, w1, w2, w3, s);
input w0, w1, w2, w3;
input [1 : 0] s;
output f;

assign f = s[1] ? (s[0] ? w3 : w2) : (s[0] ? w1 : w0);
```

endmodule

Chuen-Yau Chen

25



The if-else Statement


Syntax—

if (conditional_expression)
 statement;

else

statement;

Examples—



```
module mux2to1 (f, w0, w1, s);
input w0, w1, s;
output f;
reg f;

always @(w0 or w1 or s)
   if (s == 0)
        f = w0;
   else
        f = w1;
endmodule
```


Introduction to Verilog HDL N

OL May 20, 2021

4-to-1 Multiplexer

```
module mux4to1 (f, w0, w1, w2, w3, s);
input w0, w1, w2, w3;
input [1:0] s;
output f;
reg f;

always @(w0 or w1 or w2 or w3 or s)
   if (S == 2'b00)
        f = w0;
   else if (s == 2'b01)
        f = w1;
   else if (s == 2'b10)
        f = w2;
   else if (s == 2'b11)
        f = w3;
endmodule
```



Chuen-Yau Chen

27



16-to-1 Multiplexer


```
module mux16to1 (f, w, s16);

input [0 : 15] w;
input [3 : 0] s16;
output f;

wire [0 : 3] m;

mux4to1 mux1 (m[0], w[0:3], s16[1:0]);
mux4to1 mux2 (m[1], w[4:7], s16[1:0]);
mux4to1 mux3 (m[2], w[8:11], s16[1:0]);
mux4to1 mux4 (m[3], w[12:15], s16[1:0]);
mux4to1 mux5 (f, m[0:3], s16[3:2]);

endmodule
```





The case Statement

Syntax—

```
case (expression)
```

alternative1: statement; alternative2: statement;

alternativej: statement; [default: statement;]


endcase

Chuen-Yau Chen

29

4-to-1 Multiplexer


```
module mux4to1 (f, w, s);
  input [0:3] w;
  input [1:0] s;
  output f;
  reg f;
  always @(w or s)
     case (s)
        0: f = w[0];
        1: f = w[1];
        2: f = w[2];
        3: f = w[3];
     endcase
endmodule
```




May 20, 2021



Example-




En	w_1	w_0	y_0	y_1	y_2	y_3	
1	0	0	1	0	0	0	
1	0	1	0	1	0	0	
1	1	0	0	0	1	0	
1	1	1	0	0	0	1	
0	x	х	0	0	0	0	



(a) Truth table

(b) Graphical symbol



31




Chuen-Yau Chen

Introduction to Verilog HDL

May 20, 2021

2-to-4 Decoder



```
module dec2to4 (y, w, en);
  input [1:0] w;
  input en;
  output [0:3] y;
  reg [0:3] y;
  always @(w or en)
  begin
    if (en == 0)
       y == 4'b0000;
    else
       case (w)
          0: y = 4'b1000;
          1: y = 4'b0100;
          2: y = 4'b0010;
          3: y = 4'b0001;
        endcase
   end
endmodule
```


Introduction to Verilog HDL May 20, 2021

4-to-16 Decoder

```
module dec4to16 (y, w, en);
input [3 : 0] w;
input en;
output [0 : 15] y;

wire [0 : 3] m;

dec2to4 dec1 (m[0:3], w[3:2], en);
dec2to4 dec2 (y[0:3], w[1:0], m[0]);
dec2to4 dec3 (y[4:7], w[1:0], m[1]);
dec2to4 dec4 (y[8:11], w[1:0], m[2]);
dec2to4 dec5 (y[12:15], w[1:0], m[3]);
endmodule
```



Chuen-Yau Chen

33

BCD-to-7-Segment Display Code Converter



```
module seg7 (leds, bcd);
  input [3:0] bcd;
  output [1:7] leds;
reg [1:7] leds;
  always @(bcd)
                      //abcdefg
     case (bcd)
        0: leds = 7'b1111110;
         1: leds = 7'b0110000;
         2: leds = 7'b1101101;
         3: leds = 7'b1111001;
         4: leds = 7'b0110011;
        5: leds = 7'b1011011;
6: leds = 7'b1011111;
        7: leds = 7'b1110000;
        8: leds = 7'b11111111;
         9: leds = 7'b1111011;
         default: leds = 7'bx;
      endcase
endmodule
```

```
d
(a) Code converter
                         (b) 7-segment display
     w_2 \ w_1
  0
      0
         0
                    0
                                    0
                                           0
              1
                                0
                                       0
          1
              0
                            0
                                       0
         0
              0
                    0
                                0
                                   0
      1
          0
              1
                        0
                                   0
              1
                    1
                        1
                                0
                                   0
                                       0
                                           0
      1
         1
      0
         0
              0
                    1
                        1
                            1
                                1
                                   1
                                       1
                                           1
                (c) Truth table
```



	Inputs	Outputs
Operation	s ₂ s ₁ s ₀	F
Clear	000	0000
В-А	001	B - A
A-B	010	A - B
ADD	011	A + B
XOR	100	A XOR B
OR	101	A OR B
AND	110	A AND B
Preset	111	1111

//74381 ALU module alu (f, s, a, b);
<pre>input [2:0] s; input [3:0] a, b; output [3:0] f;</pre>
reg [3:0] f;
always @(s or a or b) case (s) 0: f = 4'b0000; 1: f = b - a; 2: f = a - b; 3: f = a + b; 4: f = a ^ b; 5: f = a b; 6: f = a & b; 7: f = 4'b1111; endcase
endmodule

Chuen-Yau Chen



casez and casex

- casez
 - treats all z values in the case alternatives and the controlling expression as don't cares
- casex
 - treats all z and x values as don't cares

36

4-to-2 Priority Encoder

```
module priority (y, z, w);
  input [3:0] w;
  output [1:0]y;
  output z;
  reg [1:0] y;
  reg z;
  always @(w)
  begin
     z = 1;
     casex (w)
        4'b1xxx: y = 3;
        4'b01xx: y = 2;
        4'b001x: y = 1;
        4'b0001: y = 0;
       default:
       begin
            z = 0;
            y = 2'bx;
       end
     endcase
  end
endmodule
```

w_3	w_2	w_1	w_0	y_1	y_0	z
0	0	0	0	d	d	0
O	0	0	1	0	0	1
O	0	1	X	0	1	1
0	1	X	X	1	0	1
1	Х	X	X	1	1	1

Chuen-Yau Chen


37

The For Loop

Syntax—

for (initial_index; terminal_index; increment) statement;

Examples—



```
module dec2to4 (y, w, en);
input [1 : 0] w;
input en;
output [0 : 3] y;
reg [0 : 3] y;
integer k;

always @(w or en)
   for (k= 0; k <= 3; k = k+1)
        if ((w == k) && (en == 1))
        y[k] = 1;
    else
        y[k] = 0;

endmodule</pre>
```

Priority Encoder

```
module priority (y, z, w);
  input [3:0] w;
  output [1:0] y;
  output z;
  reg [1:0] y;
  reg z;
  integer k;
  always @(w)
  begin
     Y = 2'bx;
     z = 0;
     for (k = 0; k < 4; k = k + 1)
       if (w[k])
       begin
          y = k;
          z = 1;
       end
  end
endmodule
```

w_3	$w_{\bar{2}}$	w_1	w_0	y_1	y_0	z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	x	1	0	1
1	X	Х	X	1	1	1

Chuen-Yau Chen

39



Verilog Operations (1/5)

Operator Type	Operator Symbols	Operation Perform
	~	1 's complement
	&	Bitwise AND
Bitwise		Bitwise OR
	^	Bitwise XOR
	~^ or ^~	Bitwise XNOR
	!	NOT
Logical	&&	AND
		OR





Verilog Operations (2/5)

Operator Type	Operator Symbols	Operation Perform
	&	Reduction AND
	~&	Reduction NAND
Reduction		Reduction OR
Reduction	~	Reduction NOR
	^	Reduction XOR
	~^ or ^~	Reduction XNOR
	+	Addition
	-	Subtraction
Arithmetic	-	2's complement
	*	Multiplication
	/	Division

41 Chuen-Yau Chen



Verilog Operations (3/5)

Operator Type	Operator Symbols	Operation Perform
	>	Greater than
Relational	<	Less than
Relational	>=	Greater than or equal to
	<=	Less than or equal to
Equality	==	Logical equality
Equality	!=	Logical inequality
Shift	>>	Right shift
Silit	<<	Left shift
Concatenation	{,}	Concatenation
Replication	{{}}	Replication
Conditional	?:	Conditional

Chuen-Yau Chen



Verilog Operations (4/5)

Truth tables for bitwise operators

&	0	1	х
0	0	0	0
ı	0	1	x
x	0	x	x

ì	0	1	X
0	0	1	x
1	1	ı	1
x	x	1	X

۸	0	1	x
0	0	1	x
1	1	0	x
x	x	x	X

Chuen-Yau Chen

Verilog Operations (5/5)

Operator Type	Operator Symbols	Precedence
Complement	! ~ -	Highest precedence
Arithmetic	* / + -	
Shift	<< >>	
Relational	< <= > >=	
Equality	== !=	
Reduction	& ~& ^ ~^ ~	
Logical	&& 	
Conditional	?:	Lowest precedence

Chuen-Yau Chen

Tasks and Functions

Task

```
module mux16to1 (f, w, s16);
input [0:15] w;
input [3:0] s16;
output f;
reg f;

always @(w or S16)
    case (s16[3:2])
    0: mux4to1 (w[0:3], s16[1:0], f);
    1: mux4to1 (w[4:7], s16[1:0], f);
    2: mux4to1 (w[8:11], s16[1:0], f);
    3: mux4to1 (w[12:15], s16[1:0], f);
endcase
```

Chuen-Yau Chen

45



Tasks and Functions

Function

```
module mux16to1 (f, w, s16);
  input [0 : 15] w;
  input [3 : 0] s16;
  output f:
  reg f;
  // Function that specifies a 4-to-1 multiplexer
  function mux4to1;
     input [0 : 3] x;
     input [1:0] s4;
     case (s4)
        0: g = x[0];
        1: g = x[1];
        2: g = x[2];
        3: g = x[3];
     endcase
  endfunction
```

```
always @(w or s16)
    case (s16[3:2])
    0: mux4to1 (w[0:3], s16[1:0]);
    1: mux4to1 (w[4:7], s16[1:0]);
    2: mux4to1 (w[8:11], s16[1:0]);
    3: mux4to1 (w[12:15], s16[1:0]);
    endcase

endmodule
```

Gated D Latch

```
module d_latch (q, d, clk);
   input d, clk;
   output q;
   reg q;
  always @(q or clk)
     if (clk)
        \dot{q} = d;
endmodule
```

47 Chuen-Yau Chen



```
module flipflop (q, d, clk);
  input d, clk;
  output q;
  reg q;
  always @(posedge clk)
     q = d;
endmodule
```

Chuen-Yau Chen

Blocking (Procedural) Assignment vs. Non-Blocking (Concurrent) Assignment

Blocking assignment

```
always @(x)
begin
  count = 0;
  for (k = 0; k < n; k = k + 1)
     count = count + x[k];
end
```



```
count = 0 + x[0];
count = x[0] + x[1];
count = x[1] + x[2];
```

Non-blocking assignment

```
always @(x)
begin
  count = 0;
  for (k = 0; k < n; k = k + 1)
     count \leq count + x[k];
end
```




```
count = 0 + x[0];
count = 0 + x[1];
count = 0 + x[2];
```

Chuen-Yau Chen



Two Parallel Flip-Flops

Blocking (procedural) assignment




Introduction to Verilog HDL May 20, 2021

Introduction to Verilog HDL


May 20, 202:

Two Cascaded Flip-Flops

Non-blocking (concurrent) assignment



Example for Blocking (Procedural) Assignment



Introduction to Verilog HDL

May 20,


Chuen-Yau Chen



Introduction to Verilog HDL

May 20,

Example for Non-Blocking (Concurrent) Assignment



Chuen-Yau Chen 53



n-Bit Register

Synchronous Reset

```
module regn (q, d, clk, rst_n);

parameter N = 16;
input clk, rst_n;
input [N - 1 : 0] d;
output [N - 1 : 0] q;
reg [N - 1 : 0] q;
always @(posedge clk)
if(!rst_n)
q <= 0;
else
q <= d;
endmodule
```

Asynchronous Reset

```
module regn (q, d, clk, rst_n);


parameter N = 16;
input clk, rst_n;
input [N - 1 : 0] d;
output [N - 1 : 0] q;
reg [N - 1 : 0] q;

always @(negedge rst_n or posedge clk)
    if(!rst_n)
        q <= 0;
    else
        q <= d;
endmodule</pre>
```

Introduction to Verilog HDL


- May 20, 20

Moore-Type Finite State Machine



```
module moore (z, clk, w, rst n);
  input clk, w, rst_n;
  output z;
  reg [1:0] y;
  parameter [1:0] a = 2'b00, b = 2'b01, c = 2'b10;
  always @(w or y)
  begin
    case (y)
            if (w == 0) y = a;
        a:
            else
                        y = b;
            if (w == 0) y = a;
                        y = c;
            else
            if (w == 0) y = a;
            else
                        y = c;
                        y = 2'bxx:
        default:
     endcase
  end
  always @(posedge clk or negedge rst_n)
  begin
     if (rst n == 0)
       y <= a;
     else
       y \le y;
  end
  assign z = (y == c)
endmodule
```

Moore-Type Finite State Machine



```
module moore (z, clk, w, rst_n);
  input clk, w, rst_n;
  output 7:
  reg [1:0] state, next_state;
  parameter [1:0] a = 2'b00, b = 2'b01, c = 2'b10;
always @(posedge clk or negedge rst_n)
     if (rst_n == 0)
        state <= a;
        state <= next state;
  always @(posedge clk or negedge rst_n)
  begin
    if (rst_n == 0)
       next_state <= a;
     else
       case (y)
              if (w == 0) next_state <= a;
               else
                          next_state <= b;
               if (w == 0) next_state <= a;
               else
                          next_state <= c;
              if (w == 0) next_state <= a;</pre>
                          next_state <= c;
          default:
                          next_state <= 2'bxx;
        endcase
  assign z = (y == c);
endmodule
```

Introduction to Verilog HDL

Introduction to Verilog HDL

May 20,

Chuen-Yau Chen

)L May 20, 2

Chuen-Yau Chen

```
module mealy (z, clk, w, rst_n);
input clk, w, rst_n;
```

output z;
reg [1:0] state, next_state;
parameter a = 0, b = 1;

always @(posedge clk or negedge rst_n)

if (rst_n == 0) state <= a; **else**

state <= next_state;

always @(w or state) begin

> **case** (state) a: **if** (w == 0)

begin next state = a; z = 0;


nex **end**

else begin

next_state = b; z = 0; end

en

Chuen-Yau Chen



57

How to Generate Clock Signal in Testbenches?



Introduction to Verilog HDL

May 20, 202:

```
initial
  begin
     clk = 1'b0;
                                    initial
     #5
                                       begin
     clk = 1'b1;
                                          clk = 1'b0;
     #5
                                          #20
     clk = 1'b0:
                                          $finish;
     #5
                                       end
     clk = 1'b1;
                                    always
     $finish;
                                          #5 clk = \sim clk;
  end
    clk
                                             ▶ time
                         10
```

Introduction to Verilog HDL

May 20, 2021

Formal and Actual Names for Port Association by Name

```
module fulladd (cout, s, cin, x, y);
                                                    formal name
         input cin, x, y;
         output cout, s;
         assign s = x ^ y ^ cin;
         assign cout = (x \& y) | (x \& cin) | (y \& cin);
      endmodule
      module adder4 (carryout, s, carryin, x, y);
                                                             actual name
         input carryin;
         input [3:0] x, y;
         output [3:0] s;
                                                                    .formal name (actual name)
         output carryout;
         wire [3:1] c;
         fulladd stage0 c[1], s[0], carryin, x[0], y[0]);
                                                                    (.cout (c[1]), .s (c[0]), .cin (carryin),
         fulladd stage1 (c[2], s[1], c[1], x[1], y[1]);
                                                                    x(x[0]), y(y[0])
         fulladd stage2 (c[3], s[2], c[2], x[2], y[2]);
         fulladd stage3 (carryout, s[3], c[3], x[3], y[3]);
      endmodule
                                                                                                       59
Chuen-Yau Chen
```



```
Introduction to Verilog HDL
```

always @(sensitivity_list)
[begin]
[procedural assignment statements]
[if-else statements]
[case statements]
[for loops]
[task and function calls]
[end]



References / Sources

- Charles H. Roth, Jr., Larry L Kinney, Fundamentals of Logic Design, 7th Ed., Cengage Learning, 2014. (ISBN-13: 978-0-13-246557-1)
- Samir Palnitkar, Verilog HDL, 2nd. Ed., Prentice Hall, 2003. (ISBN-13: 978-0-13-259970-2)
- Michael D. Ciletti, Advanced Digital Design with the Verilog HDL, 2nd Ed., Prentice Hall, 2010. (ISBN-13: 978-0-13-246557-1)

Chuen-Yau Chen