



Pipelined Architectures


國立高雄大學電機工程學系 陳春僥

cychen@ieee.org

June 3, 2021


1





y[8:0]





32

31

34

33

35

26 國立高雄大學電機工程學系 陳春僥

27

t pipe

3

28

27

26

25

Pipelined Arch.

28


29 30

```
module pipe_v3 (clk, rst, y, a, b, c);
input clk, rst, a, b, c;
output y;
reg [8:0] abc, y;
reg [7:0] qab, ab;
reg [3:0] qa, qb, qc, qqc;
wire [3:0] a, b, c;
// assign #18 ab = a * b;
// assign #12 abc = u + v;
always @ (ga or gb or gab or ggc)
begin
   ab = qa * qb;
   abc = qab + qqc;
always @ (posedge clk or posedge rst)
if (rst)
   begin
     qa = 0;
     qb = 0;
     qc = 0;
     qqc = 0;
     qab = 0;
     y = 0;
   end
else
  begin
      qa <= a;
      qb <= b;
     qc <= c;
     ab \le ab:
     qqc <= qc;
  y <= abc;
end
endmodule
```

```
`include "pipe_v3.v";
module t_pipe_v3;
reg clk, rst;
wire [8:0] y;
reg [3:0] a, b, c;
integer k;
pipe_v3 uut (clk, rst, y, a, b, c);
begin
  rst <= 0;
                         // rst <= 0;
                                            <----- time = 0
                        // rst <= #5
  #5 rst = 1;
                                      1; <----- time = 5
  #26;
                         // rst <= #31 0; <----- time = 31
  rst = 0;
                        // clk <= 0;
                                            <---- time = 0
  clk <= 0;
end
always
  #10 clk = ~clk;
initial
begin
  {a, b, c} = 0;
   #13;
  for (k = 0; k < 4096; k = k + 1)
  begin
     {a, b, c} = k;
      #20;
  end
end
initial #40960 $finish;
endmodule
```



Pipelining



or


lower power consumption due to reduced V_{DD}

國立高雄大學電機工程學系 陳春僥

5



Parallel Processing



Two samples are processed in parallel · double throughput

or

lower power consumption due to reduced V_{DD}