


#### 2021 DCS Lab 09


Unbalanced pipeline

## Pipeline

No pipeline, long critical path




Balanced pipeline, need higher clock period and waste



## Unbalanced pipeline

 Unbalanced pipeline, more complex, higher area, lower clock period.




Pipeline Multiplier

Fast to slow, solution (Reference: Ch 10 p23)


- 1. Stall
- 2. Split pipeline
- 3. Parallel copies
- 4. FIFO

## You need to design


- $Out = (in_1 + in_2) \times (in_3 + in_4)$ 
  - In\_1, in\_2, in\_3, in\_4: 19 bits
  - Out: 40 bits
- Pipeline Multiplier
  - A[19:0] x B[19:0]
    - $= (A[19:10] \times 2^{10} + A[9:0]) \times (B[19:10] \times 2^{10} + B[9:0])$



# Pipeline Multiplier



## 建議架構



# adv\_pipeline.sv

Input Signal	Bit Width	Definition
clk	1	Clock
rst_n	1	Asynchronous active-low reset
In_1	9	為連續資料,in_valid = 1時,同時給予 四筆data
In_2	9	
In_3	9	
In_4	9	
in_valid	1	當此訊號拉起時給in資料。


<b>Output Signal</b>	Bit Width	Definition
out_valid	1	Out_valid <mark>可為不連續資料</mark> ,當此訊號拉 起時,testbench依照input data順序檢查。
Out	40	Out_valid=1時,輸出一筆40bits資料

## Spec

- 可以使用各種方式balance pipeline , 不需照建議架構寫design。
- output檢查順序不得更改。
- 所有output必須非同步負準位reset。
- 01\_RTL需要PASS。
- 02\_SYN不能有error跟latches。
- 02\_SYN , clock period = 3.7ns , timing slack必須為MET。
- 注意1:使用建議架構較為輕鬆,請注意設計中的bit 數。
- 注意2:乘法器critical path非常長,如不使用pipeline timing可能不會met。
- 注意3:數字非常大,不容易靠肉眼debug,請想清楚撰寫。

## Output & Waveform

Waveform



### Command

- tar -xvf ~dcsta01/Lab09.tar
- Upload
  - cd 09\_upload
  - ./01\_upload
  - ./02\_download demoX